
# Synthesis of Combinational Logic




Lab 1 is due Thursday 9/22 Quiz 1 is Friday 9/23 (in section)

LO4 - Logic Synthesis 1

# Functional Specifications

There are many ways of specifying the function of a combinational device, for example:



Concise alternatives:

truth tables are a concise description of the combinational system's function.

Boolean expressions form an algebra in whose operations are AND (multiplication), OR (addition), and inversion (overbar).

Any combinational (Boolean) function can be specified as a truth table or an equivalent sum-of-products Boolean expression!

6.004 - Fall 2011

LO4 - Logic Synthesis 2

Truth Table

 $Y = \overline{CBA} + \overline{CBA} + \overline{CBA} + \overline{CBA} + \overline{CBA}$ 

6.004 - Fall 2011

Here's a Design Approach hay & by A

Truth Table

1) Write out our functional spec as a truth table

0

2) Write down a Boolean expression with terms covering each '1' in the

Y=CBA+CBA+CBA+CBA/ust look

3) Wire up the gates, call it a day, and declare success!

-it's systematic! -it's easy

This approach will always give us Boolean expressions in a particular form: SUM-OF-PRODUCTS

6.004 - Fall 2011

9/20/11

LO4 - Logic Synthesis 3

Straightforward Synthesis


I toolproof way to implement

We can implement

SUM-OF-PRODUCTS

with just three levels of

logic.



INVERTERS/AND/OR

Propagation delay --

No more than 3 gate delays

(assuming gates with an arbitrary number of inputs)

wolft case for any boblean expression

6.004 - Fall 2011

LO4 - Logic Synthesis 4



# Basic Gate Repertoire

Are we sure we have all the gates we need? Just how many two-input gates are there?

there y chosen

AN	D	01	R	NA	ND	NO	R
AB	У	AB	У	AB	У	AB	У
00	0	00	0	00	1	00	1
01	0	01	1	01	1	01	0
10	0	10	1	10	1	10	0
11	1	11	1	11	0	11	0



Hmmmm... all of these have 2-inputs (no surprise)

... each with 4 combinations, giving 22 output cases

 $2^{2^{2}} = 2^{4} = 16$  4 from

How many ways are there of assigning 4 outputs?


04 - Logic Synthesis 5

6.004 - Fall 2011

Ih two value functions

## Logic Geek Party Games

You have plenty of ANDs and ORs, but only 2 inverters. Can you invert more than 2 independent inputs?



CHALLENGE: Come up with a combinational circuit using ANDs, ORs, and at most 2 inverters that inverts A, B, and C!

Such a circuit exists. What does that mean?

- If we can invert 3 signals using 2 inverters, can we use 2 of the pseudoinverters to invert 3 more signals?
- Do we need only 2 inverters to make ANY combinational circuit?

Hint: there's a subtle difference between our 3-inv device and three combinational inverters!

Is our 3-inv device LENIENT?

3.004 - Fall 2011

On output feeds but he as an inpi

## There are only so many gates

There are only 16 possible 2-input gates

... some we know already, others are just silly

I																
N P																
P	Z									X	N		N		N	
U	E	A	A		В		X		N	N	0	A	0	В	A	0
T	R	N	>		>		0	0	0	0	Т	<=	T	<=	N	N
AB	0	D	В	A	A	В	R	R	R	R	'B'	В	'A'	A	D	Ε
00	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
01	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
10	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
11	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

N A O N N N D E

How many of

these gates can be

CMOS gates are inverting; we can always respond positively to positive transitions by cascaded gates. But suppose our logic yielded cheap positive functions, while inverters were expensive...

6004-FAIR2011 /thything where in 1-0 9/2011/10 0-31


LO4 - Logic Synthesis 6

(an not go 1->0 AND D->

So output transitions only apposet input

Fortunately, we can get by with a few basic gates...

AND, OR, and NOT are sufficient . . . (cf Boolean Expressions):



How many different gates do we really need?

petter to do w

LO4 - Logic Synthesis 8

VAMD gate

#### One will do!

NANDs and NORs are universal:

Ah!, but what if we want more than 2-inputs?

6.004 - Fall 2011

9/20/11

LO4 - Logic Synthesis 9

# Stupid Gate Tricks

Suppose we have some 2-input XOR gates:

And we want an N-input XOR:

Can cascale

output = 1iff number of 1s input is ODD ("ODD PARITY")

Can we compute N-input XOR faster?

 $t_{pd} = O(N) - WORST CASE.$ 

6.004 - Fall 2011


LO4 - Logic Synthesis 10

You asking

#### I think that I shall never see

tree

a circuit lovely as...



N-input TREE has O( log N ) levels...

Signal propagation takes  $O(\frac{\log N}{\log N})$  gate delays.

Question: Can EVERY N-Input Boolean function be implemented as a tree of 2-input gates?


6.004 - Fall 2011

LO4 - Logic Synthesis 11

Other Strategies Are Trees Always Best?
Alternate Plan: Large Fan-in gates Wa

N pulldowns with complementary pullups

• Output HIGH if any input is HIGH = "OR"




Propagation delay: O(N) since each additional MOSFET adds C



Don't be mislead by the "big O" stuff... the constants in this case can be much smaller... so for small N this plan might be the best.

9/20/11

LO4 - Logic Synthesis 12





Know roles

Can we implement the same function with fewer gates? Before trying we'll add a few more tricks in our bag.

#### **BOOLEAN ALGEBRA:**

OR rules: a+1=1, a+0=a, a+a=a

AND rules: a1 = a, a0 = 0, aa = a

Commutative: a+b=b+a, ab=ba

Associative:

(a+b)+c=a+(b+c), (ab)c=a(bc)a(b+c) = ab + ac, a + bc = (a+b)(a+c)

Complements:

 $a+\overline{a}=1$ ,  $a\overline{a}=0$ 

Absorption:

Distributive:

a+ab=a,  $a+\overline{a}b=a+b$ 

a(a+b)=a,  $a(\overline{a}+b)=ab$ 

Reduction:

 $ab+\overline{a}b=b$ ,  $(a+b)(\overline{a}+b)=b$ 

DeMorgan's Law:  $\overline{a} + \overline{b} = \overline{ab}$ ,  $\overline{ab} = \overline{a+b}$ 

6.004 - Fall 2011

9/20/11

LO4 - Logic Synthesis 14

# **Boolean Minimization:**

An Algebraic Approach

Lets (again!) simplify

 $Y = \overline{CB}A + CB\overline{A} + CBA + \overline{C}BA$ 

Using the identity

6.004 - Fall 2011

 $\alpha A + \alpha \overline{A} = \alpha$  to a while only

For any expression C and variable A

 $Y = \overline{CBA} + CB\overline{A} + CBA + \overline{CBA}$ 

 $Y = \overline{CBA} + CB + \overline{CBA}$ 


 $Y = \overline{C}A + CB$ 

Hey, I could write A program to do

Can combin

Can't he come up

with a new example???



#### Truth Tables with "Don't Cares"

One way to reveal the opportunities for a more compact implementation is to rewrite the truth table using "don't cares" (--) to indicate when the value of a particular input is irrelevant in determining the value of the

								1,00004
С	B	A	Y				1	1 Pour
0		0	0	С	В	A	Y	-can be 0
0	0	1	1	0		0	0	
0	1	0	0) 1	0		1	1	$\rightarrow \overline{C}A$ or other
0	1	1	1 1/00001	1	0		0	
1	0	0	o repeat	1	1		1	CD.
1	0	1	0				'	$\rightarrow CB$
1	1	0	1			0	0	
1	1	1	1		1	1	1	$\longrightarrow BA$
							•	


6.004 - Fall 2011

6.004 - Fall 2011


9/20/11

LO4 - Logic Synthesis 17


# We've been designing a "mux"



What it hadware fixed?



MUXes can be generalized to 2k data inputs and k select inputs ...




... and implemented as a

tree of smaller MUXes:


LO4 - Logic Synthesis 18

# Systematic Implementations of Combinational Logic

Consider implementation of some arbitrary Boolean function, F(A,B,C) ... using a MULTIPLEXER as the only circuit element:



# General Table Lookup Synthesis




Generalizina:

In theory, we can build any 1-output combinational logic block with multiplexers.


For an N-input function we need a 2 input mux.

Is this practical for BIG truth tables? How about 10-input function? 20-input?

6.004 - Fall 2011



# A New Combinational Device - but looks lik it



NOW, we are well on our way to building a general purpose table-lookup device.

We can build a 2-dimensional ARRAY of decoders and selectors as follows ...

6.004 - Fall 2011


9/20/11


LO4 - Logic Synthesis 21

# is a synonym LOW means

Have I mentioned that HIGH

# Read-only memories (ROMs)






2D Addressing: Standard for ROMs, RAMs, logic arrays...

6.004 - Fall 2011

Secret same Within ( ROM

#### Read-only memories (ROMs)



Caparatane

# Logic According to ROMs

ROMs ignore the structure of combinational functions ...

- · Size, layout, and design are independent of function
- · Any Truth table can be "programmed" by minor reconfiguration:
  - Metal layer (masked ROMs)
  - Fuses (Field-programmable PROMs)
  - Charge on floating gates (EPROMs) ... etc.

generate "glitchy" outputs. WHY?

ROMs tend to

Model: LOOK UP value of function in truth table...

₱ Inputs: "ADDRESS" of a T.T. entry

ROM SIZE = # TT entries...

... for an N-input boolean function, size  $\cong \frac{2^N \times \#outputs}{}$ 

# Summary


- · Sum of products
  - Any function that can be specified by a truth table or, equivalently, in terms of AND/OR/NOT (Boolean expression)
  - · "3-level" implementation of any logic function
    - · Limitations on number of inputs (fan-in) increases depth
  - · SOP implementation methods
    - · NAND-NAND, NOR-NOR
- · Muxes used to build table-lookup implementations
  - · Easy to change implemented function -- just change constants
- · ROMs
  - · Decoder logic generates all possible product terms
  - · Selector logic determines which p' terms are or' ed together


6.004 - Fall 2011


9/20/11


LO4 - Logic Synthesis 25











Needed: Storage

Combinational logic is stateless: valid outputs always reflect current inputs.



To build devices with state, we need components which store information (e.g., state) for subsequent access.

ROMs (and other combinational logic) store information "wired in" to their truth table

Read/Write memory elements are required to build devices capable of changing their contents. Use Physical

How can we store - and subsequently access -- a bit?

· Mechanics: holes in cards/tapes

· Optics: Film, CDs, DVDs, ...

· Magnetic materials

· Delay lines; moonbounce


· Stored charge

6.004 - Fall 2011

LO5 - Sequential Logic 5


# Storage: Using Feedback bistule -7

IDEA: use positive feedback to maintain storage indefinitely. Stube Our logic gates are built to restore marginal signal levels, so noise shouldn't be a problem!




Storage: Using Capacitors

We've chosen to encode information using voltages and we know from 6.002 that we can "store" a voltage as charge on a




# Settable Storage Element


bistable behavior




#### New Device: D Latch




Timing Diagram ... with a little discipline DStable V2-V2 To reliably latch V2: TPD · Apply V2 to D, holding G=1 TSETUP THOLD · After Tpp, V2 appears at Q=Q' thotal hat he  $\cdot$  After another  $T_{PD}$ , Q' & D both Dynamic Discipline for our latch: valid for Tpp; will hold Q=V2  $T_{SETUP} = 2T_{PD}$ : interval prior to G Independently of G stuble wall transition for which D must be · Set G=O, while Q' & D hold Q=D stable & valid ind. After another T<sub>PD</sub>, G=O and Q'  $T_{HOLD} = T_{PD}$ : interval following G are sufficient to hold Q=V2 transition for which D must be independently of D top stable & valid 6004-Fall 2011 Tdoes not depend 9/22 LO5 - Sequential Logic 11





# Fransparent = Open

## Combinational Cycles



When G=1, latch is Transparent...

... provides a combinational path from D to Q.

Can't work without tricky timing constrants on G=1 pulse:

- Must fit within contamination delay of logic
- · Must accommodate latch setup, hold times

Want to signal an INSTANT, not an INTERVAL...

6.004 - Fall 2011


9/22

Looks like a stupid Approach to me...





LO5 - Sequential Logic 13

# Escapement Strategy









Um, about that hold time...

The master's contamination delay must meet the hold time of the slave  $Q = \frac{1}{G} \qquad Q$ 

Consider HOLD TIME requirement for slave:

- Negative  $(1 \rightarrow 0)$  clock transition  $\Rightarrow$  slave freezes data:
  - SHOULD be no output glitch, since master held constant data; BUT
  - master output contaminated by change in G input!
- HOLD TIME of slave not met, UNLESS we assume sufficient contamination delay in the path to its D input!

Accumulated  $t_{CD}$  thru inverter,  $G \rightarrow Q$  path of master must cover slave  $t_{HOLD}$  for this design to work!

6.004 - Fall 2011


need long cragh CO not 0 enot many of those

LO5 - Sequential Logic 18

external view

# Flip Flop Timing - I

6.004 - Fall 2011





Clear, Small celiable

We'll use Flip Flops and Registers – groups of FFs sharing a clock input – in a highly constrained way to build digital systems:

# Does that symbol register? Single-clow No comb Single per among a combina Period go combina Change sinducing the symbol of the combina of the combination of the c

<u>Single-clock Synchronous Discipline</u>


- ·No combinational cycles Must go though register
- Single periodic clock signal shared among all clocked devices
- Only care about value of register data inputs just before rising edge of clock
- Period greater than every combinational delay + setup time
- Change saved state after noiseinducing logic transitions have stopped!

6.004 - Fall 2011

Clockvou

Etc. through each possible path

Flip Flop Timing - II



$$t_1 = t_{CD,reg1} + t_{CD,1} > t_{HOLD,reg2}$$

$$\mathbf{t_2} = \mathbf{t_{PD,reg1}} + \mathbf{t_{PD,1}} < \mathbf{t_{CLK}} - \mathbf{t_{SETUP,reg2}}$$

Questions for register-based designs


- how much time for useful work (i.e. for combinational logic delay)?
- \* does it help to quarantee a minimum to? How about designing registers so that

t<sub>CD.rea</sub> > t<sub>HOLD.rea</sub>?

 what happens if CLK signal doesn't arrive at the two registers at exactly the same time (a phenomenon known as "clock skew"

6.004 - Fall 2011

Model: Discrete Time w/ clock perints



more


Active Clock Edges punctuate time ---

- · Discrete Clock periods
- · Discrete State Variables
- · Discrete specifications (simple rules eg tables relating outputs to inputs, state variables)
- · ABSTRACTION: Finite State Machines (next lecture!)

Can simplify a lot 6.004 - Fall 2011

LO5 - Sequential Logic 22

# Sequential Circuit Timing



#### Questions:

- · Constraints on Tcp for the logic?
- · Minimum clock period?
- · Setup, Hold times for Inputs?

>1 ns to for hold the

 $T_H = T_{HR} - T_{CDL}$ 

IVN

This is a simple Finite State Machine ... more next lecture!!

Summary

"Sequential" Circuits (with memory):

#### Basic memory elements:


- Feedback, detailed analysis => basic level-sensitive devices (eg, latch)
- 2 Latches => Flop
- Dynamic Discipline: constraints on input timing

#### Synchronous 1-clock logic:


- Simple rules for sequential
- Yields clocked circuit with Ts, TH constraints on input timing



Next Lecture Topic!







6.004 - Fall 2011

9/22

LO5 - Sequential Logic 24

# Two's complement

From Wikipedia, the free encyclopedia

Read 8/25

The **two's complement** of a binary number is defined as the value obtained by subtracting the number from a large power of two (specifically, from  $2^N$  for an N-bit two's complement). The two's complement of the number then behaves like the negative of the original number in most arithmetic, and it can coexist with positive numbers in a natural way.

Two's Complement is referred to as Binary Number Representation (or BNR) in protocols used in Aviation (ARINC\_429).

A two's-complement system, or two's-complement arithmetic, is a system in which negative numbers are represented by the two's complement of the absolute value; [1] this system is the most common method of representing signed integers on computers. [2] In such a system, a number is negated (converted from positive to negative or vice versa) by computing its two's complement. An N-bit two's-complement numeral system can represent every integer in the range  $-2^{N-1}$  to  $2^{N-1}$ -1.

The two's-complement system has the advantage of not requiring that the addition and subtraction circuitry examine the signs of the operands to determine whether to add or subtract. This property makes the system both simpler to implement and capable of easily handling higher precision arithmetic. Also, zero has only a single representation, obviating the subtleties associated with negative zero, which exists in ones'-complement systems.

The method of complements can also be applied in base-10 arithmetic, using ten's complements by analogy with two's complements.

#### Contents

- 1 Explanation
  - 1.1 Two's-complement numbers
  - 1.2 Making the Two's Complement of a number
  - 1.3 Alternative conversion process
  - 1.4 Sign extension
  - 1.5 The most negative number
  - 1.6 Why it works
  - 1.7 Calculating two's complement
- 2 Arithmetic operations
  - 2.1 Addition
  - 2.2 Subtraction
  - 2.3 Multiplication
- 3 Two's complement and universal algebra
- 4 Potential ambiguities in usage
- 5 See also
- 6 External links
- 7 References

significa	nnt bit	1									
	0	1	1	1	1	1	1	1	=	127	
	0	1	1	1	1	1	1	0	=	126	
	0	0	0	0	0	0	1	0	=	26	6
	0	0	0	0	0	0	0	1	=	1	_
	Q	0	0	0	0	0	0	0	=	0	
	1	1	1	1	1	1	1	1	=	-1	
	1	1	1	1	1	1	1	0	=	-2	
	1	0	0	0	0	0	0	1	= -	-127	
	1	0	0	0	0	0	0	0	=-	-128	

## Explanation

#### Two's-complement numbers

Two's complement numbers is a way to encode negative numbers into ordinary binary, such that addition still works. Adding -1 + 1 should equal 0, but ordinary addition gives the result of 2 or -2 unless the operation takes special notice of the sign bit and performs a subtraction instead. Two's complement results in the correct sum without this extra step.

A two's-complement number system encodes positive and negative numbers in a binary number representation. The bits have a binary radix point and the bits are weighted according to the position of the bit within the array. A convenient notation is the big-endian ordering. In this notation, the bit to the left of the binary point has a bit index of 0 and a weight of  $2^0$ . The bit indices increase, by one, to the left of the binary point, and decrease, by one, to the right of the binary point. The weight of each bit is  $2^i$ , except for the left-most bit, whose weight is  $-2^i$ . With this bit

-2,5652654 53555150

numbering, a two's complement number with m integer bits and n fractional bits is represented by the array of bits

$$v = a_{m-1}, a_{m-2}, \dots, a_1, a_0.a_{-1}, a_{-2}, \dots a_{-n}.$$

Tale we doing tractional bits

The value of this number is given by the following formula.

$$-a_{m-1} \times 2^{m-1} + \sum_{i=-n}^{m-2} a_i \times 2^i$$

The left-most bit, also called the most-significant bit (MSB), determines the sign of the number, but, unlike the sign-and-magnitude representation, also has a weight,  $-2^{m-1}$ , as shown in the formula above. Because of this weight, it is misleading to call this bit the "sign bit".

The two's complement encoding shown above can represent the following range of numbers

Zero representation is

rhat this?

 $0:0,0,\ldots,0$  The maximum positive number

$$2^{m-1} - 2^{-n} : 0, 1, 1, 1, \dots, 1, 1$$

The minimum, non-zero, positive number (smallest absolute value) is

$$2^{-n}:0,0,0,\ldots,0,0,1$$

The minimum negative number is

$$-2^{m-1}:1,0,0,0,\ldots,0,0$$

The maximum negative number (smallest absolute value) is

$$-2^{-n}:1,1,1,\ldots,1,1$$

#### Making the Two's Complement of a number

Positive numbers are represented in two's complement as binary numbers whose most significant bit is zero. Negative numbers are represented with the most-significant bit being one, making use of the left-most bit's negative weight. All radix complement number systems use a fixed-width encoding. Every number encoded in such a system has a fixed width so the most-significant digit can be examined.

Algorithmically, to create a two's complement binary value:

- 1. express the binary value for the positive number
- 2. if the original value was negative,
  - 2a. complement the value
  - 2b. add one
- 3a. if the value is positive, add leading zeros to achieve the proper number of bits
- 3b. if the value is negative, add leading ones to achieve the proper number of bits
- (3. replicate the MSB to achieve the proper number of bits)

In general, for a radix r's complement encoding, with r the base (radix) of the number system, an integer part of m digits and fractional part of n digits, then the r's complement of a number  $0 \le N < r^{m-1} - r^{-n}$  is determined by the formula:

$$N^{**} = (r^m - N) \mod (r^m)$$

The (r-1)'s complement of a number is determined by the formula:

We can also find the r's complement of a number N by adding  $r^{-n}$  to the (r-1)'s complement of the number i.e.,

 $N^{**} = N^* + r^{-n}$ 

#### Alternative conversion process

A shortcut to manually convert a binary number into its two's complement is to start at the least significant bit (LSB), and copy all the zeros (working from LSB toward the most significant bit) until the first 1 is reached; then copy that 1, and flip all the remaining bits. This shortcut allows a person to convert a number to its two's complement without first forming its ones' complement. For example: the two's complement of "0011 1100" is "1100 0100", where the underlined digits were unchanged by the copying operation (while the rest of the digits were flipped).

-----

In computer circuitry, this method is no faster than the "complement and add one" method; both methods require working sequentially from right to left, propagating logic changes. The method of complementing and adding one can be sped up by a standard carry look-ahead adder circuit; the alternative method can be sped up by a similar logic transformation.

#### Sign extension

When turning a two's-complement number with a certain number of bits into one with more bits (e.g., when copying from a 1 byte variable to a two byte variable), the most-significant bit must be repeated in all the extra bits and lower bits.

Decimal	4-bit notation	8-bit notation
5	0101	0000 0101
<b>-</b> 5	1011	1111 1011

Some processors have instructions to do this in a single instruction. On other processors a conditional must be used followed with code to set the relevant bits or bytes.

sign-bit repetition in 4 and 8-bit integers

Similarly, when a two's-complement number is shifted to the right, the most-significant bit, which contains magnitude and the sign information, must be maintained. However when shifted to the left, a 0 is shifted in. These rules preserve the common semantics that left shifts multiply the number by two and right shifts divide the number by two.

Both shifting and doubling the precision are important for some multiplication algorithms. Note that unlike addition and subtraction, precision extension and right shifting are done differently for signed vs unsigned numbers.

#### The most negative number

With only one exception, when we start with any number in two's-complement representation, if we flip all the bits and add 1, we get the two's-complement representation of the negative of that number. Negative 12 becomes positive 12, positive 5 becomes negative 5, zero becomes zero, etc.

The two's complement of the minimum number in the range will not have the desired effect of negating the number. For example, the two's complement of -128 in an 8-bit system results in the same binary number. This is because a positive value of 128 cannot be represented with an 8-bit signed binary numeral. Note that this is detected as an overflow condition since there was a carry into but not out of the most-significant bit. This can lead to unexpected bugs in that a naive implementation of absolute value could return a negative number.

-128	1000 0000
invert bits	0111 1111
add one	1000 0000

The two's complement of -128 results in the same 8-bit binary number.

The most negative number in two's complement is sometimes called "the weird number," because it is the only exception. [3][4]

Although the number is an exception, it is a valid number in regular two's complement systems. All arithmetic operations work with it both as an operand and (unless there was an overflow) a result.

#### Why it works

Given a set of all possible n-bit values, we can assign the lower (by binary value) half to be the integers from 0 to  $(2^{n-1}-1)$  inclusive and the upper half to be  $-2^{n-1}$  to -1 inclusive. The upper half can be used to represent negative integers from  $-2^{n-1}$  to -1 because, under addition modulo  $2^n$  they behave the same way as those negative integers. That is to say that because  $i + j \mod 2^n = i + (j - 2^n) \mod 2^n$  any value in the set  $\{j + k2^n \mid k \text{ is an integer}\}$  can be used in place of j.

For example, with eight bits, the unsigned bytes are 0 to 255. Subtracting 256 from the top half (128 to 255) yields the signed bytes -128 to 127.

The relationship to two's complement is realised by noting that 256 = 255 + 1, and (255 - x) is the ones' complement of x.

#### Example

-95 modulo 256 is equivalent to 161 since

-95 + 256

= -95 + 255 + 1

= 255 - 95 + 1

= 160 + 1

= 161

-					-		
:	1111	1111				255	
-	0101	1111			-	95	
;=	=====	====			=	====	
:	1010	0000	(ones'	complement)		160	
1+		1			+	1	

•					
<u>'</u> =	=====	====			=====
i	1010	0001	(two's	complement)	161

Decimal	Two's complement
127	0111 1111
64	0100 0000
1	0000 0001
0	0000 0000
-1	1111 1111
-64	1100 0000
-127	1000 0001
-128	1000 0000

Some special numbers to note

Fundamentally, the system represents negative integers by counting backward and wrapping around. The boundary between positive and negative numbers is arbitrary, but the defacto rule is that all negative numbers have a left-most bit (most significant bit) of one. Therefore, the most positive 4-bit number is 0111 (7) and the most negative is 1000 (-8). Because of the use of the left-most bit as the sign bit, the absolute value of the most negative number (|-8|=8) is too large to represent. For example, an 8-bit number can only represent every integer from -128 to 127 ( $2^{(8-1)}=128$ ) inclusive. Negating a two's complement number is simple: Invert all the bits and add one to the result. For example, negating 1111, we get 0000+1=1. Therefore, 1111 must represent -1.

The system is useful in simplifying the implementation of arithmetic on computer hardware. Adding 0011 (3) to 1111 (-1) at first seems to give the incorrect answer of 10010. However, the hardware can simply ignore the left-most bit to give the correct answer of 0010 (2). Overflow checks still must exist to catch operations such as summing 0100 and 0100.

The system therefore allows addition of negative operands without a subtraction circuit and a circuit that detects the sign of a number. Moreover, that addition circuit can also perform subtraction by taking the two's complement of a number (see below), which only requires an additional cycle or its own adder circuit. Lastly, the two's complement system allows a subtraction circuit to return 1001, equivalent to -0001, for 0001-0010 rather than 1111. To perform the former, the circuit merely pretends an extra left-most bit of 1 exists. To perform the latter, there must be a sign check, a possible rearrangement of the number, and finally a subtraction.

Two's complement	Decimal	So bayla one means
0111	7	ب مسرر
0110	6	One megne
0101	5	allai
0100	4	al la
0011	3	1-
0010	2	60 7
0001	1 2	2 1 28
0000		4214 28
1111	-1 <b>(</b>	1+2+1
1110	-2	
1101	-3	Oh easy
1100	-4	
1011	-5	first is -
1010	-6	1 +
1001	-7	Oh 6
1000	-8	1, 100
Two's complemen	t using a	it chot 1

# Two's complement using a 4-bit integer

In two's complement notation, a positive number is represented by its ordinary binary representation, using enough bits that the high bit (the sign bit) is 0. The two's complement operation is the negation operation, so negative numbers are represented by the two's complement of the representation of the absolute value.

In finding the two's complement of a binary number, the bits are inverted, or "flipped", by using the bitwise NOT  $-\frac{23}{8} + \frac{20}{100}$  operation; the value of 1 is then added to the resulting value. Bit overflow is ignored, which is the normal case with the zero value.

For example, beginning with the signed 8-bit binary representation of the decimal value 5, using subscripts to indicate the base of a representation needed to interpret its value:

$$00000101_2 = 5_{10}$$

Calculating two's complement

Now how do you add 1
09/23/2011 11:44 AM
I guess we will bean about

The most significant bit is 0, so the pattern represents a non-negative (positive) value.

To convert to -5 in two's-complement notation, the bits are inverted; 0 becomes 1, and 1 becomes 0:

11111010

At this point, the numeral is the ones' complement of the decimal value 5. To obtain the two's complement, 1 is added to the result, giving:

$$11111011_2 = -5_{10}$$

The result is a signed binary number representing the decimal value -5 in two's-complement form. The most significant bit is 1, so the value represented is negative.

The two's complement of a negative number is the corresponding positive value. For example, inverting the bits of -5 (above) gives:

00000100

And adding one gives the final value:

$$00000101_2 = 5_{10}$$

The value of a two's-complement binary number can be calculated by adding up the power-of-two weights of the "one" bits, but with a negative weight for the most significant (sign) bit; for example:

$$111111011_2 = -128 + 64 + 32 + 16 + 8 + 0 + 2 + 1 = (-2^7 + 2^6 + ...) = -5$$

Note that the two's complement of zero is zero: inverting gives all ones, and adding one changes the ones back to zeros (the overflow is ignored). Also the two's complement of the most negative number representable (e.g. a one as the most-significant bit and all other bits zero) is itself. Hence, there appears to be an 'extra' negative number.

A more formal definition of a two's-complement negative number (denoted by  $N^*$  in this example) is derived from the equation  $N^* = 2^n - N$ , where N is the corresponding positive number and n is the number of bits in the representation.

For example, to find the 4 bit representation of -5:

$$N = 5_{10}$$
 therefore  $N = 0101_2$   
 $n = 4$ 

Hence:

$$N * = 2^n - N = 2^4 - 5_{10} = 10000_2 - 0101_2 = 1011_2$$

Year how do it in reverse ? take 7 to 1111

The calculation can be done entirely in base 10, converting to base 2 at the end:

$$N * = 2^n - N = 2^4 - 5 = 11_{10} = 1011_2$$

## Arithmetic operations

#### Addition

Adding two's-complement numbers requires no special processing if the operands have opposite signs: the sign of the result is determined automatically. For example, adding 15 and -5:

11111 111 (carry) 0000 1111 (15) + 1111 1011 (-5) 0000 1010 (10)

So AND each bit?

but the carry

This process depends upon restricting to 8 bits of precision; a carry to the (nonexistent) 9th most significant bit is ignored, resulting in the arithmetically correct result of  $10_{10}$ .

The last two bits of the carry row (reading right-to-left) contain vital information: whether the calculation resulted in an arithmetic overflow, a number too large for the binary system to represent (in this case greater than 8 bits). An overflow condition exists when these last two bits are different from one another. As mentioned above, the sign of the number is encoded in the MSB of the result.

In other terms, if the left two carry bits (the ones on the far left of the top row in these examples) are both 1s or both 0s, the result is valid; if the left two carry bits are "1 0" or "0 1", a sign overflow has occurred. **Conveniently, an XOR operation on these two bits can quickly determine if an overflow condition exists.** As an example, consider the 4-bit addition of 7 and 3:

In this case, the far left two (MSB) carry bits are "01", which means there was a two's-complement addition overflow. That is,  $1010_2 = 10_{10}$  is outside the permitted range of -8 to 7.

In general, any two n-bit numbers may be added without overflow, by first sign-extending both of them to n+1 bits, and then adding as above. The n+1 bit result is large enough to represent any possible sum (e.g., 5 bits can represent values in the range -16 to 15) so overflow will never occur. It is then possible, if desired, to 'truncate' the result back to n bits while preserving the value if and only if the discarded bit is a proper sign extension of the retained result bits. This provides another method of detecting overflow—which is equivalent to the method of comparing the carry bits—but which may be easier to implement in some situations, because it does not require access to the internals of the addition.

#### Subtraction

Computers usually use the method of complements to implement subtraction. Using complements for subtraction is closely related to using complements for representing negative numbers, since the combination allows all signs of operands and results; direct subtraction works with two's-complement numbers as well. Like addition, the advantage of using two's complement is the elimination of examining the signs of the operands to determine if addition or subtraction is needed. For example, subtracting -5 from 15 is really adding 5 to 15, but this is hidden by the two's-complement representation:

Overflow is detected the same way as for addition, by examining the two leftmost (most significant) bits of the borrows; overflow has occurred if they are different.

Another example is a subtraction operation where the result is negative: 15 - 35 = -20:

```
11100 0000 (borrow)
0000 1111 (15)
- 0010 0011 (35)
```

As for addition, overflow in subtraction may be avoided (or detected after the operation) by first sign-extending both inputs by an extra bit.

#### Multiplication

The product of two *n*-bit numbers requires 2n bits to contain all possible values. If the precision of the two two's-complement operands is doubled before the multiplication, direct multiplication (discarding any excess bits beyond that precision) will provide the correct result. For example, take  $6 \times -5 = -30$ . First, the precision is extended from 4 bits to 8. Then the numbers are multiplied, discarding the bits beyond 8 (shown by 'x'):

This is very inefficient; by doubling the precision ahead of time, all additions must be double-precision and at least twice as many partial products are needed than for the more efficient algorithms actually implemented in computers. Some multiplication algorithms are designed for two's complement, notably Booth's multiplication algorithm. Methods for multiplying sign-magnitude numbers don't work with two's-complement numbers without adaptation. There isn't usually a problem when the multiplicand (the one being repeatedly added to form the product) is negative; the issue is setting the initial bits of the product correctly when the multiplier is negative. Two methods for adapting algorithms to handle two's-complement numbers are common:

- First check to see if the multiplier is negative. If so, negate (i.e., take the two's complement of) both operands before multiplying. The multiplier will then be positive so the algorithm will work. Because both operands are negated, the result will still have the correct sign.
- Subtract the partial product resulting from the MSB (pseudo sign bit) instead of adding it like the other partial products. This method requires the multiplicand's sign bit to be extended by one position, being preserved during the shift right actions.<sup>[5]</sup>

As an example of the second method, take the common add-and-shift algorithm for multiplication. Instead of shifting partial products to the left as is done with pencil and paper, the accumulated product is shifted right, into a second register that will eventually hold the least significant half of the product. Since the least significant bits are not changed once they are calculated, the additions can be single precision, accumulating in the register that will eventually hold the most significant half of the product. In the following example, again multiplying 6 by -5, the two registers and the extended sign bit are separated by "|":

```
0 0110 (6) (multiplicand with extended sign bit)
× 1011 (-5) (multiplier)
01011010000
                 (first partial product (rightmost bit is 1))
01001110000
                 (shift right, preserving extended sign bit) (add second partial product (next bit is 1))
0|1001|0000
0|0100|1000
                 (shift right, preserving extended sign bit)
01010011000
                 (add third partial product: 0 so no change) (shift right, preserving extended sign bit)
0|0010|0100
1|1100|0100
                 (subtract last partial product since it's from sign bit)
                (shift right, preserving extended sign bit) (discard extended sign bit, giving the final answer, -30)
11111010010
```

## Two's complement and universal algebra

In the classic "HAKMEM" published by the MIT AI Lab in 1972, Bill Gosper noted that whether or not a machine's internal representation was two's-complement could be determined by summing the successive powers of two. In a flight of fancy, he noted that the result of doing this algebraically indicated that "algebra is run on a machine (the universe) which is twos-complement." [6]

Gosper's end conclusion is not necessarily meant to be taken seriously, and it is akin to a mathematical joke. The critical step is "...110 = ...111 - 1", i.e., "2X = X - 1". This presupposes a method by which an infinite string of 1s is considered a number, which requires an extension of the finite place-value concepts in elementary arithmetic. It is meaningful either as part of a two's-complement notation for all integers, as a typical 2-adic number, or even as one of the generalized sums defined for the divergent series of real numbers  $1 + 2 + 4 + 8 + \cdots$ . [7]

# Potential ambiguities in usage

One should be cautious when using the term two's complement, as it can mean either a number format or a mathematical operator. For example 0111 represents 7 in two's complement notation, but 1001 is the two's complement of 7, which is the two's complement representation of -7. In code notation or conversation the statement "convert x to two's complement" may be ambiguous, as it could describe either the change in

representation of x to two's-complement notation from some other format, or else (if the writer really meant "convert x to its two's complement") the calculation of the negated value of x.

#### See also

- Division (digital), including restoring and non-restoring division in two's-complement representations
- Signed number representations
- p-adic numbers
- One's complement
- Offset binary

#### External links

- Tutorial: Two's Complement Numbers (http://www.vb-helper.com/tutorial twos complement.html)
- Two's complement array multiplier JavaScript simulator (http://www.ecs.umass.edu/ece/koren/arith /simulator/ArrMlt/)

#### References

- 1. ^ David J. Lilja and Sachin S. Sapatnekar, *Designing Digital Computer Systems with Verilog*, Cambridge University Press, 2005 online (http://books.google.com/books?vid=ISBN052182866X&id=5BvW0hYhxkQC&pg=PA37&lpg=PA37&ots=l-E0VjyPt8&dq=%22two%27s+complement+arithmetic%22&sig=sS5\_swrfrzcQI2nHWest75sIjgg)
- E.g. "Signed integers are two's complement binary values that can be used to represent both positive and negative integer values.", Section 4.2.1 in Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture, November 2006
- $3. \ ^{\text{Reynald Affeldt and Nicolas Marti.}} \ ^{\text{Hormal Verification of Arithmetic Functions in SmartMIPS Assembly"} ( \ \text{http://www.ipl.t.u-tokyo.ac.jp/jssst2006/papers/Affeldt.pdf}). \ ^{\text{http://www.ipl.t.u-tokyo.ac.jp/jssst2006/papers/Affeldt.pdf}}.$
- 4. ^ "Digital Design and Computer Architecture" (http://books.google.com/books?id=5X7JV5-n0FIC&pg=PA19&dq=%22weird+number%22+binary) by David Harris, David Money Harris, Sarah L. Harris. 2007. Page 18.
- 5.  $^{\circ}$  John F. Wakerly, Digital Design Principles & Practices, Prentice Hall, 3rd edition 2000, page 47
- 6. ^ Hakmem Programming Hacks Draft, Not Yet Proofed (http://www.inwap.com/pdp10/hbaker/hakmem /hacks.html#item154)
- 7. ^ For the summation of 1 + 2 + 4 + 8 + · · · without recourse to the 2-adic metric, see Hardy, G.H. (1949). *Divergent Series*. Clarendon Press. LCC QA295 .H29 1967 (http://catalog.loc.gov/cgi-bin/Pwebrecon.cgi?Search\_Arg=QA295+.H29+1967& Search\_Code=CALL\_&CNT=5) . (pp. 7-10)
  - Israel Koren, Computer Arithmetic Algorithms, A.K. Peters (2002), ISBN 1-56881-160-8
  - Ivan Flores, The Logic of Computer Arithmetic, Prentice-Hall (1963)

Retrieved from "http://en.wikipedia.org/wiki/Two%27s\_complement" Categories: Computer arithmetic

- This page was last modified on 19 September 2011 at 22:01.
- Text is available under the Creative Commons Attribution-ShareAlike License; additional terms may apply. See Terms of use for details.
  - Wikipedia® is a registered trademark of the Wikimedia Foundation, Inc., a non-profit organization.

O to correct	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	correct up
So if PHD to 3 For transmitting	l bit
Can correct single bit errors	
heads	
tails	
Just shap the are buch	
Review Section	
Detect D With errors HD > D	
(orrect " " " MD > 20	
So I think I was Frinkly this - but prob made	mistakes

- good to formalize

# Timing Review

What did I get wrong here's
Mostly analysis
Think Forgot exact specitics
— but I did cevier / write dam an cevier sheet

So CD is we start an invalid in to when out outstring invalid

PD is not Dated 2 pots our input has not become valid - how long for proper atput?


Renember

Why it is called a selector

A output,


Then can make it bigger So Weeks 2 selectors need Toy(n) Selectos Out # = (A, 5, 5,)+(B, 5, 5,)+(C. 5, 5,)+(D, 5, 5,) Yole line TT! Bla Busically when  $5_0 = 0$   $5_1 = 0$  outputs A

Is made of combo of or gates



A - D - SI





And Adder Strly

Adder - addiktion

- construt for your numeric representation
- binary coded decimal
- excess 3
- binary # Emost common

Malf adder - adds 2 1-bit # A, B -2 ats S, C = can cary - Sum is 2C+S

B (any Use Compositly

or borrow has been generated - allows

# 7 single ALV of least significant bit
back

255 + 255 - 510 for example 1111\_1116 (Special File) Of loits So ceturn IIII\_1110 + carry In 2's complement this is -1 +-1 =-2 (corect )

lets try A = 1 B = 1 S = |XOR| = 0 (= 1 ANO 1 = 1)

so what does this mean?


What is 2 in binary? Remember ealler 1.21+0.20 2 +0 60 10

50 males sense

But then where is coury problem? Something about compositly

Full adder - Adds binnary # and keeps carries A PAM" I bit full adder has 3 inputs A ) operand C - carried in from previous This is difference here (an string trem tayeter what if voing half A = 1 S = 0 Q = 1 S = 6 Q = 1 Q =but what about bit positions and where sids go 2,1 +0 Look at how Ell is different. Still 26+5

 $S = A \oplus B \oplus C_{in}$   $Cox = (A \cdot B) + (C_{in} \cdot (A \oplus B))$   $Cox = (A \cdot B) \oplus (C_{in} \cdot (A \oplus B))$   $Cox = (A \cdot B) \oplus (C_{in} \cdot (A \oplus B))$ 



AND/OR gates can be replaced ul NANO For some

Ripple Adder

Use multiple fill adders to add N-bit #


The Cin is the previous Carl

Vinda Sow

- 32 bit so worst case


3102 +3 -65 gate delays

To gress each bit one at a fine




- n-to-n2 more complex

Op to max n2
but some may be unvold



The decoder we looked at early as part of encoder

# (Synchronous) Finite State Machines



Lab 2 is due Thursday!

6.004 - Fall 2011

6.004 - Fall 2011


9/27

modified 9/26/11 10:51


LOG-FSMs 1

LOG-FSMs 3

# Must Respect Timing Assumptions!




We know how fast it goes ... But what can it do? Timbo



# A simple sequential circuit...

Lets make a digital binary Combination Lock:





- · One input ("O" or "1") String of bits
- · One output ("Unlock" signal)
- UNLOCK is 1 if and only if:

How many registers do Ineed?



Last 4 inputs were the "combination": 0110

How much state to save"

6.004 - Fall 2011

9/27

LOG-FSMs 4



# Abstraction du jour: Finite State Machines



### · A FINITE STATE MACHINE has

- · k STATES: S<sub>1</sub> ... S<sub>k</sub> (one is "initial" state)
- · m INPUTS: 1, ... 1,
- · n OUTPUTS: 0, ... 0.


Transition Rules: s'(s, I) for each state s and input I

Output Rules: Out(s) for each state s

6.004 - Fall 2011

LOG-FSMs 5

# Yet Another Specification



501 The assignment of codes to states can be arbitrary, however, if you choose them carefully you

All state transition diagrams can be described by truth tables...

Binary encodings are assigned to each state (a bit of an art)

The truth table can then be simplified using the reduction techniques we learned for combinational

Map of functionality


State Transition Diagram resct Heavy circle Designing our lock ... Means INITIAL state NAME · Need an initial state: call it SX. ofstate · Must have a separate state for each step XXX of the proper entry sequence OUTPUT · Must handle other (erroneous) entries causina when in this transition state

6.004 - Fall 2011


9/27

LOG-FSMs 6

# Valid State Diagrams



MOORE Machine: Outputs on States



MEALY Machine: Outputs on Transitions

- Arcs leaving a state must be:
- (1) mutually exclusive
  - can't have two choices for a given input value
- (2) collectively exhaustive
  - every state must specify what happens for each possible input combination. "Nothing happens" means arc back to itself.


LOG-FSMs B

6.004 - Fall 2011




6.004 - Fall 2011

# Now put it in Hardware!



### Discrete State, Time



6.004 - Fall 2011

6004 - Fall 2011

9/27

LOG - FSMs 10




31Lock

But what About the

Our example assumed a single clock transition per input. What if the "button pusher" is unaware of, or not synchronized with, the clock?

What if each button input is an asynchronous O/1 level? How do we prevent a single button press, e.g., from making several transitions?



Use intervening states to synchronize button presses!

6.004 - Fall 2011


9/2

LOG-F5Ms 11

# FSM Party Games


1. What can you say about the

number of states?



2. Same question:

2 mon




3. Here's an FSM. Canyou discover its rules?

not in general cust



LOG-F5Ms 12

# What's My Transition Diagram?



- If you know NOTHING about the FSM, you're never sure!
- If you have a BOUND on the number of states, you can discover its behavior:

K-state FSM: Every (reachable) state can be reached in < k steps.

BUT ... states may be equivalent!

6.004 - Fall 2011

9/27

LOG-F5Ms 13

# FSM Equivalence



ARE THEY DIFFERENT?

NOT in any practical sense! They are EXTERNALLY INDISTINGUISHABLE, hence interchangeable.

FSMs EQUIVALENT iff every input sequence yields identical output sequences.

#### ENGINEERING GOAL:

- · HAVE an FSM which works...
- WANT <u>simplest</u> (ergo cheapest) equivalent FSM.

6.004 - Fall 2011

6004 - Fall 2011

1-57 use cheaper -it equivilant

LOG-F5Ms 14

# Lets build an Ant





- SENSORS: antennae L and R, each 1 if in contact with something.
- ACTUATORS: Forward Step F, ten-degree turns TL and TR (left, right).

GOAL: Make our ant smart enough to get out of a maze like:



STRATEGY: "Right antenna to the wall"

6.004 - Fall 2011


9/2

LOG-FSMs 15

# Lost in space



Action: Go forward until we hit something.



"lost" is the initial state


9/2

LOG-FSMs 16

### Bonk!








A little to the right...




Action: Step and turn right a little, look for wall



6.004 - Fall 2011

LOG-FSMs 18

Action: Turn left (CCW) until we don't touch anymore



6.004 - Fall 2011

6.004 - Fall 2011


9/27

LOG-FSMs 17

### Then a little to the left



Action: Step and turn left a little, till not touching (again)




LOG-F5Ms 19

Dealing with corners



Action: Step and turn right until we hit perpendicular wall



6.004 - Fall 2011

9/27

LOG-F5Ms 20

# Can we simplify it is Equivalent State Reduction


Observation: S, ≅ S, if

- 1. States have identical outputs; AND
- 2. Every input ⇒equivalent states.

look for equivilant

Reduction Strategy:

Find pairs of equivalent states, MERGE them.




Same outs

LOG-FSMs 21

me190

# An Evolutionary Step

Merge equivalent states Wall 1 and Corner into a single new, combined state.



Behaves exactly as previous (5-state) FSM, but requires half the ROM in its implementation!

6.004 - Fall 2011


6.004 - Fall 2011

9/27

LOG - FSMs 22


# Building the Transition Table

pt together trans touble



S	т.	R	1	s'	TВ	TL	F	
			+-					
00	0	0	1	00	0	0	1	
00	1	_	1	01	0	0	1	
00	0	1	1	01	0	0	1	
01	1	-	1	01	0	1	0	
01	0	1	1	01	0	1	0	
			1					
			1					
			1					
			1					
			1					

# Implementation Details





Complete Transition table


s1' 00 01 11 10 11 0 0  $S_1' = S_1 \overline{S_0} + \overline{L} S_1 + \overline{L} R S_0$  $S_0' = R + L\overline{S_1} + LS_0$ 

LOG-FSMs 24

6004 - Fall 2011







Did we all descend from FSMs???

Maze

Plan view


of maze

Simulation

controls

selection





6.004 - Fall 2011

# async clear

- 1. Initialization? Clear the memory?
- 2. Unused state encodings?
  - waste ROM (use PLA or gates)
  - what does it mean?
  - can the FSM recover?
- 3. Choosing encoding for state? State assignants
- state update?

4. Synchronizing input changes with 900 for

Now, that's a funny looking state machine

# Twisting you Further...

9/27

Roboant®


MORE THAN ANTS:

6.004 - Fall 2011

Swarming, flocking, and schooling can result from collections of very simple FSMs

- PERHAPS MOST PHYSICS: Cellular automata, arrays of simple FSMs. can more accurately model fluilds than numerical solutions to PDEs
- · WHAT IF: We replaced the ROM with a RAM and have outputs that modify the RAM?
- ... You'll see FSMs for the rest of your life!

the lit on This



I prefer to think we

LOG-FSMs 28

- 1 Cevitation per lecture -so a bit behind Today: Building look of CMUS So troth table - Jothragh each possible input -try each row -fill in w/ percil

A B 2 -slow + plodding D-NAM - Ninputs = 2 Nortputs

2(2N) possible TT (ons
possible gates w/ N inputs
(given for 2 on slides)
Turniary look 2 inputs

Alba Pertorance	Valid atput of 1	
Shorthard I NAMD > ND2 AND > AH2 12 NDQ > NA2 5 12 OR > OR2	tpo tr tf  15 8 57 30 11 9 50 13 9 50 13 9 50 13	each date
		e Nor get for

Z Whole system

to = Minimum of all paths

-hot just of visually shortest path!

So Calulate Cach

-add along each possible car

B 15t5 t5 = 115 Contreed

12+5+5=22

inverter one

Since will be
longer than the

One above it

tpd - now looking for longest

- innumerate each one again, sum

- using tpd

- \( \sum\_{tpd} \)

The totall

When 2 goes 0 - 1

That case about gate the atput is hooked to last

Coince this not looks at output

ty = invalled in to invalid net too short lawill be a problem ta to valid in y valid at to valid 1 > valid 0 to cease to for tr

Now the cerese. Get truth table. (6) Brild cirwit. This is priority empder -like interpt circuit ABCIPOPI 010 () mono 1 10 100/114 101 110 Now instead of drawing gates, write expression Each cow of IT represents product term (did in class) Flost cow A.B.C SO AND(AND(A,B),C)

Then or	together	all the	results	that	ore	1	For	Pu
	ABC ABC ABC ABC ABC	(or write w/t)	-> Po	(epea	t for	Pi		
Cold a	lso Cascai	le it U						
X X X X X X X X X X X X X X X X X X X	X4							
But	slower it	all inputs	achel	at same	, ti	ų		

But slower it all inputs acriel at some time becomes important in lab 3 Now can you to it w/ less gates First can baild don't care TTs since ABC = ABC = ABC = ABCall some afort just Say A - -Can represent as fauto  $\overline{A}$   $B(\overline{C}+C) = \overline{A}B$ Can do w/ table - " k-maps" - " Marnargh" Specific e-fill in from T LOOPS bown

Good for up to 4 nodes

(an have patches of 612es: 1 x 2 2 x 1 2 \* 2 4 x 1 1 x 4 4x4 Think of longent patches can circle - Overlapping is that fine > key to success Value of Colors not matter

Value of B = 1

A does not matter

That read So for 4s A+B chow did no

Meat this On your own I ROM


# MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

### 6.004 Computation Structures Lab #2

### Introduction

Read 9/24

Your mission this week is to design and test a CMOS circuit that performs addition on two unsigned 4-bit numbers, producing a 5-bit result:



When you've completed and tested your design, you can ask JSim to send your circuit to the online assignment system using the process described at the end of Lab #1. The checkoff file for Lab #2 (lab2checkoff.jsim) checks that your circuit has the right functionality; the on-line system will give you 5 points for checking off your lab using this file. (You'll receive your points after completing the on-line questions and a checkoff meeting with a TA.)

Note: Our ability to provide automated checkoffs is predicated on trusting that you'll use the checkoff and library files as given. Since these files are included in your submission, we will be checking to see if these files have been used as intended. Submittals that include modified checkoff or library files will be regarded as a serious breach of our trust and will be dealt with accordingly.

# 1: Ripple Adders

Let's start with a simple ripple-carry adder based on the full-adder module discussed in lecture. Later we'll discuss higher performance adder architectures you can use in the implementation of the Beta (the computer central processing unit we'll be designing in later labs).

The full adder module has 3 inputs (A, B and  $C_i$ ) and 2 outputs (S and  $C_o$ ). The logic equations and truth table for S and  $C_o$  are shown below.


y and my

$$S = A \oplus B \oplus C_{in}$$
  $C_o = A \cdot B + A \cdot C_{in} + B \cdot C_{in}$ 

	C;	АВ	S C.	ennavo"Venora
_	0	0 0	0 0	A D
	0	0 1	1 0	da.l AB
	0	1 0	1 0	* *
	0	1 1	0 1	$C_{\bullet} \leftarrow FA \leftarrow C_{i}$
	1	0 0	1 0	***************************************
	1	0 1	0 1	ζ.
	1	1 0	0 1	A live of but the poly
	1	1 1	1 1	

Typically S is implemented using two cascaded 2-input XOR gates. One can use three 2-input NANDs and one 3-input NAND to implement  $C_o$  (remember that by Demorgan's Law two cascaded NANDs is logically equivalent to a cascade of AND/OR).

The module performs the addition of two one-bit inputs (A and B) incorporating the carry in from the previous stage  $(C_i)$ . The result appears on the S output and a carry  $(C_o)$  is generated for the next stage. A possible schematic for the 4-bit adder is shown below:




### 2: XOR/XNOR Gates

they shalp They bright

Since we're using individual gates to implement the logic, a good place to start is to build your own gate library (e.g., inverter, 2-input NAND, 2-input NOR, 2-input XOR), test them individually, and then use them to implement your design. It's much easier to debug your circuit module-by-module rather than as one big lump. XOR/XNOR can be challenging gates to design; here's one suggestion for how they might be implemented:

" (an copy from last week



### 3: Generating Test Signals

You can use voltage sources with either a pulse or piece-wise linear waveforms to generate test signals for your circuit (see Lab #1 for details). Another source of test waveforms is the file "/mit/6.004/jsim/8clocks.jsim" which can be included in your netlist. It provides eight different square waves (50% duty cycle) with different periods:


```
clk1
       period = 10ns
clk2
       period = 20ns
clk3
       period = 40ns
clk4
       period = 80ns
clk5
       period = 160ns
clk6
       period = 320ns
clk7
       period = 640ns
clk8
       period = 1280ns
```

For example, to completely test all possible input combinations for a 2-input gate, you could connect clk1 and clk2 to the two inputs and simulate for 20ns.

### 4: Plotting Results

Interpreting analog signal levels as logic values can be tedious. JSim will do it for you automatically if you ask to plot "L(a)" instead of just "a". The logic-high and logic-thresholds are determined by the "vih" and "vil" options:

Initial values are specified in "/mit/6.004/jsim/nominal.jsim", but you can respecify them in your own netlist. Voltages between vil and vih are displayed as a filled-in rectangle to indicate that the logic value cannot be determined. For example:



You can also ask for the values of a set of signals to be displayed as a bus, e.g., "L(a3,a2,a1,a0)". The signals should be listed most-significant bit first. A bus waveform is displayed as a filled-rectangle if any of the component signals has an invalid logic level or as a hexadecimal value otherwise. In the following plot the four signals a3, a2, a1 and a0 are interpreted as a 4-bit integer where the high-order bit (a3) is making a  $1\rightarrow 0$  transition. The filled-in rectangle represents the period of time during which a3 transitions from  $V_{IH}$  to  $V_{IL}$ .



### 5: Design Guidelines

Here's a list of design tasks you might use to organize your approach to the lab:

- 1. Draw a gate-level schematic for the full-adder module. XOR gates can be used to implement the S output; two levels of NAND gates are handy for implementing  $C_{\text{o}}$  as a sum of products.
- 2. Create a MOSFET circuit for each of the logic gates you used in step 1.
- 3. Enter .subckt definitions in your netlist for each of the logic gates. Use Jsim to test each logic gate with all possible combinations of inputs. Debugging your gate designs one-by-one will be much easier than trying to debug them as part of the adder circuit. Here's a sample netlist for testing a 2-input NAND gate called nand2:

```
.include "/mit/6.004/jsim/nominal.jsim"
.include "/mit/6.004/jsim/8clocks.jsim"
```

```
.subckt nand2 a b z
... internals of nand2 circuit here
.ends
Xtest clk1 clk2 z nand2
.tran 20ns
.plot clk1
.plot clk2
.plot z
```

- 4. Enter a .subckt definition for the full-adder, building it out of the gates you designed and tested above. Use Jsim to test your design with all 8 possible combinations of the three inputs. At this point you probably want to switch to using "Fast Transient Analysis" do to the simulations as it is much faster than "Device-level Simulation".
- 5. Enter the netlist for the 4-bit adder and test the circuit using input waveforms supplied by lab2checkoff.jsim. Note that the checkoff circuitry expects your 4-bit adder to have exactly the terminals shown below the inside circuitry is up to you, but the ".subckt ADDER4..." line in your netlist should match exactly the one shown below.

```
.include "/mit/6.004/jsim/nominal.jsim"
.include "/mit/6.004/jsim/lab2checkoff.jsim"

... subckt definitions of your logic gates

.subckt FA a b ci s co
... full-adder internals here
.ends

.subckt ADDER4 a3 a2 a1 a0 b3 b2 b1 b0 s4 s3 s2 s1 s0

* remember the node named "0" is the ground node

* nodes c0 through c3 are internal to the ADDER module
Xbit0 a0 b0 0 s0 c0 FA
Xbit1 a1 b1 c0 s1 c1 FA
Xbit2 a2 b2 c1 s2 c2 FA
Xbit3 a3 b3 c2 s3 s4 FA
.ends
```

lab2checkoff.jsim contains the necessary circuitry to generate the appropriate input waveforms to test your adder. It includes a .tran statement to run the simulation for the appropriate length of time and a few .plot statements showing the input and output waveforms for your circuit.

When debugging your circuits, you can plot additional waveforms by adding .plot statements to the end of your netlist. For example, to plot the carry-out signal from the first full adder, you could say

```
.plot Xtest.c0
```

where Xtest is the name lab2checkoff.jsim gave to the ADDER4 device it created and c0 is the name of the internal node that connects the carry-out of the low-order FA to the carry-in of the next FA.

6.004 Lab 2

Brild adder

- 2 4-bit unsigned #

Oh researched this this weekend

So will gates

- Vid we not do this last time?

NAND, Inverter

NOR

- try to lo self

- or look in lecture notes


-no do self

Since of Since of the same of

How to fest? Test later Now wild XOR - trey tell us hon Weed to convert -looks complicated Mour do you come up ut Mese ?? Tested inverter (V) Ther gave instructions later NANDZ AND NAND WORZ

No - does not work! ()h e=2 Needed to do Fast analysis? 00 | 1 ~ (Invert ofter XOR output?
01 0/ O works

(I an Winda shortutting lab i know my way



C Jinv & NOA same out

A SIN SI

Bow AMA OR 000 in 8 00 1 fill 1 Cinvet all and NAND e > (nv -> h f > (nv -> h This will be for many gates Most be eauer my - W DO D Ok test that CABISC 

Non I reed to put them tegether - almost Forgot Now read how they are specing it Oh can have multiletter hodes Thy even tell you have they open do it Deplicate device name when try to run test Oh included file twice (duh) - it shald know this Plot is really inread able! BA passed ventication ()

Now avestions + meeting

- That took 1.5 his

(Do to morrow

lab 2 Chechot Cascading ANDs into ORs > (an Use NOR (an bill 3-input NAM) boing to need to optimize Redo - fix critical path Since need to use it later - lab le

Ocheded off

### 6.004 On-line: Questions for Lab 2

When you're done remember to save your work by clicking on the Save'button at the bottom of the page. You can check if your answers are correct by clicking on the Check'button.

When entering numeric values in the answer fields, you can use integers (1000), floating-point numbers (1000.0), scientific notation (1e3), or JSim numeric scale factors (1K).

<u>Problem 1.</u> The following questions are multiple-choice. Using the "check" button, you can of course simply keep guessing until you get the right answer. But you'll be in a much better position to take the quizzes if you take the time to actually figure out the answers.

A. If we set the inputs of a particular CMOS gate to voltages that correspond to valid logic levels, we would expect the *static* power dissipation of the gate to be

non-zero, but very small (picowatts)

B. Measuring a particular CMOS device G, we find 1.5V noise margins. If the *width* of all mosfets inside of G were doubled, we would expect the noise margins of the new gate to

stay about the same

C. To decrease the output rise time of a CMOS gate one could

increase the width of all pfets

D. Suppose one wanted to *decrease* the propagation time of a CMOS circuit. Which of the following actions would lead to the greatest possible speed up?

increase the power supply voltage and lower the operating temperature

Problem 2. Almost all of the power dissipated by CMOS circuits goes into charging and discharging nodal capacitances. This power can be computed as  $C(V^2)F$  where C is the capacitance being switched, V is the change in voltage, and F is the frequency at which the switching happens. In CMOS circuits, nodes are switched between ground (0 volts) and the power supply voltage

(VDD volts), so V is either +VDD or -VDD and so  $V^2$  is  $VDD^2$ .

A. Suppose we have a device implemented in a technology where VDD = 5V. If we have the option of reimplementing the device in a technology where VDD = 3.3V, what sort of speedup (i.e., change in F) could be specified for the reimplementation assuming we want to keep the power budget unchanged?


Speedup (eg, 2.0 would be twice as fast): 2.29

<u>Problem 3.</u> As we saw in Lecture 4, there are 16 possible 2-input combinational logic gates. The cost of implementing these gates varies dramatically, requiring somewhere between 0 and 10 mosfets depending on the gate. For example, it takes 2 mosfets to implement "F = NOT A", but 4 mosfets (organized as two inverters) to implement "F = A".

For each of the 2-input gates whose Karnaugh maps are given below, indicate the minimum number of mosfets required to implement the gate. You should only consider static fully-complementary circuits like those shown in lecture; these implementations meet the following criteria:

- no static power dissipation
- Vol = 0V, Voh = power supply voltage
- Nfets appear only in pulldown paths, Pfets appear only in pullup paths

- the pullup and pulldown are complementary, i.e., when one path is "on", the other is "off"
- the pullup and pulldown circuits can be decomposed into series and parallel connections of mosfets
- all gate implementations restore incoming logic levels (so a wire connecting an input terminal to an output terminal would not be a legal gate implementation)



So A=1, B varies so A since A supposed to be 1

B So A+B+AB but the 1;

Number of mosfets needed to implement "NOR":

B.

	ID	A	1
AN	עו	0	1
D	0	0	0
В	1	0	1

NAND = 4 + inverter = 5 & No need to invert in Not out 6

Number of mosfets needed to implement "AND":

# 6

C.

XN	OΒ	A	4
AIN	OK	0	1
_	0	1	0
В	1	0	1

See p-sel

Number of mosfets needed to implement "XNOR":

6 + NAND Y



D.

NO	тр	F	4
NO	IB	0	1
	0	1	1
В	1	0	0


So don't care A


But how to dred it B true -OLF


2

Number of mosfets needed to implement "NOT B":

F








Check

Save



a) (MOS valid inputs Static power -> 6 or need 0 b) doubling width noise marging - no clue star the same () -its speel () to I output clise time double w but for which pullup pa-fet r-d cenember "np" O > 1 60 d) I prop time -oh a) power supply v + opp temp Mand X no clue Topoly V Jop temp

Almost all power goes to charging + Lischerging hodal caracitance C(V2) F Frequency Shitching shall VDD-() 50 have in 5 V If redo in WVPb = 3.3 V what speedup (change in F) (ald be specified & soundry want to keep power belget inchanged T don't get tub Oh P= ((V2) F Capationce same So basically 52 Ml = 3.32 F  $\frac{50}{3.32} = 2.29$ r assign Jalle


la possible 2-input combo logic gates Cost varies dramatically 6-210 karnargh maps -indicate min # of mosfets (need more practice with) - Static, full complerently - Vo4 = OV Voh = Vop - NFets pulldown - Compleventy - when one off other is on -Seller decompose into series + parallel connection mosfets - restore unitage

# Karnaugh map

From Wikipedia, the free encyclopedia

The Karnaugh map (K-map for short), Maurice Karnaugh's 1953 refinement of Edward Veitch's 1952 Veitch diagram, is a method to simplify Boolean algebra expressions. The Karnaugh map reduces the need for extensive calculations by taking advantage of humans' pattern-recognition capability, permitting the rapid identification and elimination of potential race conditions.

In a Karnaugh map the boolean variables are transferred (generally from a truth table) and ordered according to the principles of Gray code in which only one variable changes in between adjacent squares. Once the table is generated and the output possibilities are transcribed, the data is arranged into the largest possible groups containing  $2^n$  cells  $(n=0,1,2,3...)^{[1]}$  and the minterm is generated through the axiom laws of boolean algebra.



### **Contents**

- 1 Example
  - 1.1 Truth table
  - 1.2 Karnaugh map
  - 1.3 Solution
  - 1.4 Inverse
  - 1.5 Don't cares
- 2 Race hazards
  - 2.1 Elimination
  - 2.2 2-variable map examples
- 3 See also
- 4 References
- 5 Further reading
- 6 External links

Race condition

-output is unexpectily/critically dependent

on sequence and liming of events

logic circits

multithreaded programs

# Example

Karnaugh maps are used to facilitate the simplification of Boolean algebra functions. The following is an unsimplified Boolean Algebra function with Boolean variables A, B, C, D, and their inverses. They can be represented in two different notations:

■  $f(A,B,C,D) = \sum (6,8,9,10,11,12,13,14)$  Note: The values inside  $\sum$  are the minterms to map (i.e. rows which have output 1 in the truth table). Oh shortered notation T have not yet seen

### Truth table

The brain dead way to de

Using the defined minterms, the truth table can be created:

#	$\boldsymbol{A}$	B	C	D	f(A,B,C,D)
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	0

) (an brill

5	0	1	0	1	0
6	0	1	1	0	1
7	0	1	1	1	0
8	1	0	0	0	1
9	1	0	0	1	1
10	1	0	1	0	1
11	1	0	1	1	1
12	1	1	0	0	1
13	1	1	0	1	1
14	1	1	1	0	1
15	1	1	1	1	0

### Karnaugh map

The input variables can be combined in 16 different ways, so the Karnaugh map has 16 positions, and therefore is arranged in a  $4 \times 4$ 

The binary digits in the map represent the function's output for any given combination of inputs. So 0 is written in the upper leftmost corner of the map because f = 0 when A = 0, B = 0, C = 0, D = 0. Similarly we mark the bottom right corner as 1 because A = 1, B = 0, C = 1, D = 0 gives f = 1. Note that the values are ordered in a Gray code, so that precisely one variable changes between any pair of adjacent cells.

After the Karnaugh map has been constructed the next task is to find the minimal terms to use in the final expression. These terms are found by encircling groups of Is in the map. The groups must be

( could also say Ollo rectangular and must have an area that is a power of two (i.e. 1, 2, 4, 8...). The rectangles should be as large as possible without containing any 0s. The optimal groupings in this map are marked by the green, red and blue lines. Note that groups may overlap. In this example, the red and green groups overlap. The red group is a  $2 \times 2$  square, the green group is a  $4 \times 1$  rectangle, and the overlap area is indicated in brown.

The grid is toroidally connected, which means that the rectangular groups can wrap around edges, so  $A\overline{D}$  is a valid term, although not part of the minimal set—this covers Minterms 8, 10, 12, and 14.

Perhaps the hardest-to-visualize wrap-around term is  $\overline{BD}$  which covers the four corners—this covers minterms where are bing this -individual bits 0, 2, 8, 10.

Solution

For 4x4

		Д	В			
1	00	01	11	10		
00	0	4	12	8	ABCD 0000 - 0	ABCI 1000
0 10	1	5	13	9	0001 - 1 0010 - 2	1001 1010
0 1	3	7	15	11	0011 - 3 0100 - 4	1011 1100
	٠,	<u>'</u>	15		0101 - 5	1101
10	2	6	14	10	0110 - 6	1110

K-map construction.

Once the Karnaugh Map has been constructed and the groups derived, the solution can be found by eliminating extra variables within groups using the axioms of boolean algebra. It can be implied that rather than eliminating the variables that change within a grouping, the minimal function can be derived by noting which variables stay the same.

For the Red grouping:

- The variable *A* maintains the same state (1) in the whole encircling, therefore it should be included in the term for the red encircling.
- Variable B does not maintain the same state (it shifts from 1 to 0), and should therefore be excluded.
- C does not change: it is always 0. Because C is 0, it has to be negated before it is included (thus,  $\overline{C}$ ).
- D changes, so it is excluded as well.

Thus the first term in the Boolean sum-of-products expression is  $\overline{AC}$ .

For the Green grouping we see that A and B maintain the same state, but C and D change. B is 0 and has to be negated before it can be included. Thus the second term is  $A\overline{B}$ .

In the same way, the Blue grouping gives the term  $BC\overline{D}$ .

The solutions of each grouping are combined into:  $A\overline{C} + A\overline{B} + BC\overline{D}$ .

- What is always tre

-Can also look at the ()s

Inverse

The inverse of a function is solved in the same way by grouping the Os instead.

The three terms to cover the inverse are all shown with grey boxes with different colored borders:

- brown $-\overline{A}\overline{B}$
- gold $-\overline{A}\overline{C}$
- blue—BCD

This yields the inverse:


$$\overline{F} = \overline{A}\overline{B} + \overline{A}\overline{C} + BCD$$

Through the use of De Morgan's laws, the product of sums can be determined:

$$\overline{\overline{F}} = \overline{\overline{A}} \, \overline{\overline{B}} + \overline{\overline{A}} \, \overline{\overline{C}} + BC\overline{D}$$

$$F = (A+B)(A+C)(\overline{B} + \overline{C} + \overline{D})$$
prove that same

Don't cares



Karnaugh maps also allow easy minimizations of functions whose truth tables include "don't care" conditions (that is, sets of inputs for which the designer doesn't care what the output is) because "don't care" conditions can be included in a circled group in an effort to make it larger. They are usually indicated on the map with a

dash or X.


The example to the right is the same above example but with minterm 15 dropped and replaced as a don't care. This allows the red term to expand all the way down and, thus, removes the green term completely.

This yields the new minimum equation:

 $F = A + BC\overline{D}$ Note that the first term is just A not  $A\overline{C}$ . In this case, the don't care has dropped a

term (the green); simplified another (the red); and removed the race hazard (the yellow as shown in a following section).

Also, since the inverse case no longer has to cover minterm 15, minterm 7 can be covered with  $(\overline{A}D)$  rather than (BCD) with similar gains.



The minterm 15 is dropped and replaced as a don't care, this removes the green term completely but restricts the blue inverse term


### Race hazards

#### Elimination

Karnaugh maps are useful for detecting and eliminating race hazards. Race hazards are very easy to spot using a Karnaugh map, because a race condition may exist when moving between any pair of adjacent, but disjointed, regions circled on the map.

- In the example to the right, a potential race condition exists when C is 1 and D is 0, A is 1, and B changes from 1 to 0 (moving from the blue state to the green state). For this case, the output is defined to remain unchanged at 1, but because this transition is not covered by a specific term in the equation, a potential for a *glitch* (a momentary transition of the output to 0) exists.
- There is a second potential glitch in the same example that is more difficult to spot: when D is 0 and A and B are both 1, with C changing from 1 to 0 (moving from the blue state to the red state). In this case the glitch wraps around from the top of the map to the bottom.

Whether these glitches will actually occur depends on the physical nature of the implementation, and whether we need to worry about it depends on the application.



In this case, an additional term of  $A\overline{D}$  would eliminate the potential race hazard, bridging between the green and blue output states or blue and red output states: this is shown as the yellow region.

The term is redundant in terms of the static logic of the system, but such redundant, or consensus terms, are often needed to assure race-free dynamic performance.

Similarly, an additional term of  $\overline{A}D$  must be added to the inverse to eliminate another potential race hazard. Applying De Morgan's laws creates another product of sums expression for F, but with a new factor of  $(A + \overline{D})$ .

### 2-variable map examples

The following are all the possible 2-variable,  $2 \times 2$  Karnaugh maps. Listed with each is the minterms as a function of  $\sum$ () and the race hazard free (see previous section) minimum equation.

I still don't get flad to see B+L See reitation

K-Map Videos

9/20 Homo

Very confused Still

A) A + B + AB
T Since is 1 WH is 0

So think do separate for land 0

1 = AB & is it not since these are always (

60 when in A = 0 and B=0

() = A +B

Now how to convert to do # mosfets

I know any leve is 4 0

by did not use h-map

(Pratice paper)


or this is not a k-map av!

-it new said

-jvot cead from past answers

# Practice of knows

<u>Problem 3.</u> In the Karnaugh maps below the use of "X" in a cell indicates a "don't care" situation where the value of the function for those inputs can be chosen to minimize the size of the overall expression.



A. Circle the prime implicants in the Karnaugh maps and write a minimal sum-of-products expression for each of the maps.

E How to wild A7B Think about it som more Its ceally AB when A's land B is O what did this Ebd bottom wrong? By Coothis is open if

A is low or

B is high

B O OI which is what he mant So good

Redoing &Cat

- with 3 2 inputs NANDs

1 3 input NAND

build floot

yinotead of 2


Non B Cas

	A	B	Cin	Cart
, •	0000	O U I I O O I	0 1 0 1 0 1 0	0001
	1	l		

Now hoter to build? (an do the stopid way F-ABC + ABC + ABC + ABC Or kmap - lot time setting sp F= AB+BC+AC so this is MA 3 AND, I OR De morgan  $F = (\overline{A} + \overline{B}) \cdot (\overline{B} + \overline{c}) \cdot (\overline{A} + \overline{c})$ That now have ORS Or shorter demorgan

THE A.B = A+B

Or perhaps hegitie lagic F = AC + AB + ABC i but that does that help? How to I get it w/ NANDs ) (31)e65 T NAND = AB = A+B So Actually there is a gate example in latine notes



But how world we have known that

If look at  $\overline{A} + \overline{B}$  that is NANO 60 have 3 then  $\overline{F} = 0$ ,  $0_2 \cdot 0_3$ Demorgan


So gress could have seen = 0, + 02 + 03 & a 3 NAND


(9) But is (A+B) = 0, or of Well is NAND so I gress o, BA did not from that Now I do NAND inverto than inverto lawl T is actually prob pretty bud A+B = AB 1 Year invose of AND So try w/ TT AND

So could take my inital sol w/ inverters and simplify


2nd inerter converts buch

6) Now actually implement (X) Wrong - no longer pasts tests Jest parts Fixed something Even worse Confusing variable names (1) Fixed - controld variable letters So apparently faster tody





Can we guarantee that our system will always work?



With careful design we can make sure that the dynamic discipline is obeyed everywhere\*...

6.004 - Fall 2011

LO7-Synchronization 3

# The Importance of being Discrete

We avoid possible errors by disciplines that avoid asking the tough questions - using a forbidden zone in both voltage and time dimensions:



Digital Values:

Problem: Distinguishing voltages representing "1" from "0"

Solution: Forbidden Zone: avoid using similar voltages for "1" and "0"



6.004 - Fall 2011




Digital Time:


happened first?" questions Problem: "Which transition


Solution: Dynamic Discipline: avoid asking such questions in




# The world doesn't run on our clock!









6.004 - Fall 2011

able but can't bound time it will take

# Both Row

Metastable State: Properties

- 1. It corresponds to an invalid logic level - the switching threshold of the device.
- 2. Its an unstable equilibrium; a small perturbation will cause it to accelerate toward a stable O or 1.
- 3. It will settle to a valid O or 1... eventually.
- 4. BUT depending on how close it is to the Vin=Vout "fixed point" of the device - it may take arbitrarily long to settle out.
- 5. EVERY bistable system exhibits at least one metastable state

the Closer we are of the

EVERY bistable system? Yep, every last one.

Could land on edge. Horse race?? Photo finish. Presidential Election? (Where's this twit

been hiding???)



6.004 - Fall 2011

6004 - Fall 2011

9/29

LO7 - Synchronization 9

# real world flip flop Observed Behavior: typical metastable symptoms Following a clock edge on an asynchronous input: CLK D SINCP We may see exponentially-distributed metastable intervals: violating a goes Or periods of high-frequency oscillation (if the feedback path is long): much more complicated dynamic behavior 6.004 - Fall 2011 LO7 - Synchronization 10

# Mechanical Metastability

State A State B

Cretastable state State A State B

Tanjustion


If we launch a ball up a hill we expect one of 3 possible outcomes:

- a) Goes over
- b) Rolls back
- c) Stalls at the apex

That last outcome is not stable.

- a gust of wind
- Brownian motion
- it doesn't take much

# How do balls relate to digital logic?



Our hill is analogous to the derivative of the VTC (Voltage Transfer Curve)... at the metastable point, the derivative (slope) is ZERO.

Notice that the higher the gain thru the transition region, the steeper the peak of the hill... making it harder to get into a metastable state...

We can decrease the probability of getting into the metastable state, but - assuming continuous models of physics - we can't eliminate the slope=O point!

6.004 - Fall 2011

#### The Metastable State:

Why is it an inevitable risk of synchronization?

- · Our active devices always have a fixed-point voltage,  $V_M$ , such that  $V_{IN} = V_M$  implies  $V_{OUT} = V_M$
- Violation of dynamic discipline puts our feedback loop at some voltage V<sub>O</sub> near V<sub>M</sub>
- The rate at which V progresses toward a stable "O" or "1" value is ore to proportional to (V-V<sub>M</sub>)


  The rate at which V progresses toward a stable "O" or "1" value is ore to proportional to (V-V<sub>M</sub>)
- The time to settle to a stable value depends on  $(V_O V_M)$ ; its theoretically infinite for  $V_O = V_M$
- Since there's no lower bound on  $(V_0 V_M)$ , there's no upper bound on to distance the settling time.
- Noise, uncertainty complicate analysis (but don't help).

6004 - Fall 2011

9/29

LO7 - Synchronization 13

# Sketch of analysis... I.



Potential trouble comes when Viplate VIV.

1. Whats the probability that the voltage,  $V_0$ , immediately after TA is within  $\varepsilon$  of  $V_0$ ?

TA is within & of VM?
Prefastable


 $F[|V_0 - V_M| \le \varepsilon] \le \frac{(ts + t_H)}{CP} * \frac{2\varepsilon}{(V_H - V_L)}$ 

6.004 - Fall 2011 9/29

< ts+tH

LO7 - Synchronization 14

# (ate atwhich Sketch of analysis... II. Voltage leaves



We can model our combinational cycle as an amplifier with gain A and saturation at V<sub>H</sub>, V<sub>I</sub> voue metastable voltage
vin is proportion
vin to d'istance from
metastable V.

- For V<sub>out</sub> near V<sub>M</sub>, V<sub>out</sub>(t) is an exponential whose time constant reflects RC/A:
- 3. Given interval T, we can compute how small  $\varepsilon = |V_0 V_M|$  must be for output to still be invalid after T seconds:
- 4. Probability of metastability after T is computed by probability of a  $V_0$  yielding  $\varepsilon$  (T) ...

6.004 - Fall 2011

9/29

- V<sub>out</sub>(t)-V<sub>M</sub> ≅ ε e t(A-1)/RC Go This is ≅ ε e t/τ Q x porential
- ε (T) = (V<sub>H</sub> V<sub>M</sub>) e T/ T

 $P_{M}(T) = P[|V_{o}-V_{M}| < \varepsilon \ (T)]$ =  $K e^{-T/\tau}$ 

elationsip five 107-synchronization 15

and prob (lip flan is still involed

# Failure Probabilities vs Delay

Making conservative assumptions about the distribution of  $V_0$  and system time constants, and assuming a  $1\underline{OO\,MHz}$  clock frequency, we get results like the following:

Delay	, A-12	P(Metastable)		
31 ns	9	3x10 <sup>-16</sup>		
33.2	ns	3x10 <sup>-17</sup>		
100	ns	10-45		
	[For comparision:  Age of oldest hominid fossil: 5x10 <sup>6</sup> years			

Age of earth: 5x10<sup>9</sup> years]
wing a bit of settling time is an

Lesson: Allowing a bit of settling time is an easy way to avoid metastable states in practice!

6.004 - Fall 2011

but lots of peffic flops

Average time between failures

1 year

10 years

10<sup>30</sup> years!

So Can have practical answers

#### The Metastable State:

a brief history

Antiquity: Early recognition

Buriden's Ass. and other fables...

aken 6.004

Denial: Early 70s

Widespread disbelief. Early analyses documenting inevitability of problem rejected by skeptical journal editors.

Folk Cures: 70s-80s

had to prove did not work

Reconciliation: 80s-90s

Popular pastime: Concoct a "Cure" for the problem of "synchronization failure". Commercial synchronizer

every once

a while Acceptance of the reality: synchronization takes time. Interesting

special case solutions.

products.

6.004 - Fall 2011

6004 - Fall 2011


lewred to cope withhoutenization 13

## Folk Cures

the "perpetual motion machine" of digital logic

(edding


Bad Idea # 1: Detect metastable state & Fix



Bug: detecting metastability is itself subject to metastable states, i.e., the "fixer" will fail to resolve the problem in bounded time.

Bad Idea #2: Define the problem away by making metastable point a valid output

Problem to



## Ancient Metastability

Metastability is the occurrence of a persistent invalid output... an unstable equilibria.

The idea of Metastability is not new:

The Paradox of Buridan's Ass

Buridan, Jean (1300-58), French Scholastic philosopher. who held a theory of determinism, contending that the will must choose the greater good. Born in Bethune, he was educated at the University of Paris, where he studied with the English Scholastic philosopher William of Ockham (whom you might recall from his razor business). After his studies were completed, he was appointed professor of philosophy, and later rector, at the same university, Buridan is traditionally, but probably incorrectly, associated with a philosophical dilemma of moral choice called "Buridan's ass."

In the problem an ass starves to death between two alluring bundles of hay because it does not have the will to decide which

, can't make up mid

There's no easy solution

... so, embrace the confusion.

#### "Metastable States":

avolb


· Inescapable consequence of bistable systems


- · Eventually a metastable state will resolve itself to valid binary
- · However, the recovery time is UNBOUNDED ... but influenced by parameters (gain, noise, etc)
- Probability of a metastable state falls off EXPONENTIALLY with time -- modest delay after state change can make it very unlikely.

Our STRATEGY; since we can't eliminate metastability, we will do the best we can to keep it from contaminating our designs

Can bild enough delay fine

6.004 - Fall 2011





# Some things we CAN build


1. Unbounded-time Asynchronous Arbiter:



S valid when Done=1; unbounded time.


S=0 iff B edge first, 1 iff C edge first, 1 or 0 if nearly coincident

2. Unbounded-time Analog Comparator:



After arbitrary interval, decides whether input at time of last active clock edge was above/below threshold.

3. Bounded-time combinational logic:



6.004 - Fall 2011

Produce an output transition within a fixed propagation delay of first (or second) transition on the input.

not ruling which


LO7-Synchronization 23

cane lot


can be on 6.004 avioles

# Things we CAN' T build


1. Bounded-time Asynchronous Arbiter:



2. Bounded-time Synchronizer:



3. Bounded-time Analog Comparator:





LO7 - Synchronization 22



volled


01





Exploits fact that, given 2 periodic clocks, "close calls" are predictable. Predicts, and solves in advance, arbitration problems (thus eliminating cost of delay)

Mesochronous communication:




For systems with unsynchronized clocks of same nominal frequency. Data goes to two flops clocked a half period apart; one output is bound to be "clean". An observer circuit monitors the slowly-varying phase relationship between the clocks, and selects the clean output via a lenient MUX.

Constraints on clock timing – periodicity, etc – can often be used to "hide" time overhead associated with synchronization.

6.004 - Fall 2011

Ise other tining into to fir

## Every-day Metastability - I



Ben Bitdiddle tries the famous "6.004 defense":

Ben leaves the Bit Bucket Café and approaches fork in the road. He hits the barrier in the middle of the fork, later explaining "I can't be expected to decide which fork to take in bounded time!".

Is the accident Ben's fault?

"Yes; he should have stopped until his decision was made.'

Judge R. B. Trator, MIT

6.004 - Fall 2011

# Summary

The most difficult decisions are those that matter the least.

As a system designer...

Avoid the problem altogether, where possible

- · Use single clock, obey dynamic discipline
- · Avoid state. Combinational logic has no metastable states!

9/29

Delay after sampling asynchronous inputs: a fundamental cost of synchronization

Sometimes l just sit in for a very



6.004 - Fall 2011

LO7 - Synchronization 27

#### Every-day Metastability - II

- · Normal traffic light:
- GREEN, YELLOW, RED sequence
- · 55 MPH Speed Limit
- · Sufficiently long YELLOW, GREEN periods
- · Analog POSITION input
- · digital RED, YELLOW, GREEN inputs
- · digital GO output

Can one reliably obey....

· LAW #1: DON'T CROSS LINE while light is RED.

GO = GREEN

M YOU LAW #2: DON'T BE IN INTERSECTION while light is RED.

PLAUSIBLE STRATEGIES:

A. Move at 55. At calculated distance D from light, sample color (using an unbounded-time synchronizer). GO ONLY WHEN stable GREEN.

B. Stop 1 foot before intersection. On positive GREEN transition, gun it.

6.004 - Fall 2011

9/29

(1.004 Revitation

Register
1-bit memory
"Flip Flop"

O→ O Q → Q

ts th Enly

(are about


must be (using chick
to ld constant edge arounded

ts before clock
th 'after edge


It can't neet constraints, violate dynamic d'sipline can't make gracentees a hout what it will do Can go into neta stable state (last (ecture) Clh 0 too Valid a T ary Value Tso Replacedorants Valid valve time before it changes until next A B R2 RI (lh) tp0 tco ts to


Draw some very careful diagrams Clh las las B 401 tp0,=2 tpace2=5 C's healt Most be to Cgoes healtd Stable for 4 ns purple at least c for each register to register path -constraint is tak 22+5+4 tool Hooter + tsaz biggest path add all Pd + tsety If tellas 2 3 its this result 2-1=1 extra sean TP091 three de la contraction de la Inpt must > 1ppc
be stable (ens before clock

Most als check Zton Zth So check ten Z (# Ztra) Fts Zted 2 Th For 100,000 registers a lat of work But by a program JSim has one lan always lengther clock period Its the 2nd constraint that's haid -circuit goes meta stable - need to throw it away th To from 1 register to another Use Itco from all CL before that and the register before that




Why 2 invertes 1 Since we need Itan 2th 0 = 1 (x) Nope Then As Ils got faster, had to brild some speed bump, Or cold make top R, ? then but them You work don't really have continol over Overclocking to happens because #s given are worse Case # - with good cooling, etc are 45% higher Than actual





Next Think about them I turn into Scamatices time



to day architected elements
Forget circuits... lets solve a "Real Problem"

2 (omponents

INPUT: dirty laundry



Device: Washer

Function: Fill, Agitate, Spin

Washer<sub>PD</sub> = 30 mins

OUTPUT: 6 more weeks





Device: Dryer

Function: Heat, Spin

Dryerpp = 60 mins

LOB - Pipelining 2

# look at like a combo device One load at a time

Everyone knows that the real reason that MIT students put off doing laundry so long is not because they procrastinate, are lazy, or even have better things to do.

The fact is, doing one load at a time is not smart.

Step 1:



Step 2:



 $Total = Washer_{PD} + Dryer_{PD}$ 

= 90 mins

Doing N loads of laundry

Here's how they do laundry at Harvard, the "combinational" way.

(Of course, this is just an urban legend. No one at Harvard actually does laundry. The butlers all arrive on Wednesday morning, pick up the dirty laundry and return it all pressed and starched in time for afternoon tea)

Step 1:



Step 2:



Step 3:



Step 4:




 $Total = N*(Washer_{PD} + Dryer_{PD})$ N\*90 mins

6.004 - Fall 2011

10/4

LOB - Pipelining 4



MIT students "pipeline" the laundry process.

That's why we wait!

Actually, it's more like N\*60 + 30 if we account for the startup transient correctly. When doing pipeline analysis, we're mostly interested in the "steady state" where we assume we have an infinite supply of inputs.

60 min click cycle e

Step 1:

Step 2:

Step 3:

 $Total = N * Max(Washer_{PD}, Dryer_{PD})$ 

N\*60 mins


Trank back in an ho

LOB - Pipelinina 5

6.004 - Fall 2011

LOB - Pipelining 6

# lots of inputs to compute Okay, back to circuits...



For combinational logic: latency =  $t_{PD}$ , throughput = 1/tpn

We can't get the answer faster, but are we making effective use of our hardware at all times?



F&G are "idle", just holding their outputs stable while H performs its computation

6.004 - Fall 2011

#### Performance Measures

Latency: eterm invented at 6.004

The delay from when an input is established until the output associated with that input becomes valid,

Performing | computation

(Harvard Laundry = 90 ( MIT Laundry =

60 min clock cycle, tales 2 Calp


Assuming that the wash is started as soon as possible and waits (wet) in the washer until dryer

Throughput:


The rate of which inputs or outputs are processed. but we care who

(Harvard Laundry = \_\_\_1/90 outputs/min) MIT Laundry = 1/60outputs/min)

cheaper to hold F.G



use registers to hold H's input stable!




Now F & G can be working on input Xi+1 while H is performing its computation on Xi. We' ve created a 2-stage pipeline: if we have a valid input X during clock cycle j, P(X) is valid during clock j+2.

Suppose F, G, H have propagation delays of 15, 20, 25 ns and we are using ideal zero-delay registers: 20125

unpipelined 2-stage pipeline


1/45 & inverse of latercy

LOB - Pipelining 8



III-formed pipelines

Consider a BAD job of pipelining:



none For what value of K is the following circuit a K-Pipeline? ANS:

Problem:

Successive inputs get mixed: e.g.,  $B(A(X_{i+1}), Y_i)$ . This happened because some paths from inputs to outputs have 2 registers, and some have only 1!

This CAN'T HAPPEN on a well-formed K pipeline!

6004-Fall 2011

LOB - Pipelining 11

1Stylized

Pipeline Conventions & Clock (yells)

DEFINITION:

a K-Stage Pipeline ("K-pipeline") is an acyclic circuit having exactly K registers on every path from an input to an output.

a COMBINATIONAL CIRCUIT is thus an O-stage pipeline.

CONVENTION:

Every pipeline stage, hence every K-Stage pipeline, has a register on its OUTPUT (not on its input).

ALWAYS:

The CLOCK common to all registers must have a period sufficient to cover propagation over combinational paths PLUS (input) register tpp PLUS (output) register tserup. 1-stage Pipeling

The LATENCY of a K-pipeline is K times the period of the clock common to all registers.

The THROUGHPUT of a K-pipeline is the frequency of the clock.

6.004 - Fall 2011

LOB-Pipelining 10

# A pipelining methodology tank pipeline

Step 1:

Draw a line that crosses every output in the circuit, and mark the endpoints as terminal points.

Step 2:

Continue to draw new lines between the terminal points across various circuit connections, ensuring that every connection crosses each line in the same direction. These lines demarcate pipeline stages.

Adding a pipeline register at every point where a separating line crosses a connection will always generate a valid


STRATEGY:

Focus your attention on placina pipelining registers around the reduce PD gloss slowest circuit elements (BOTTLENECKS) INPUTS OUTPUTS 5 nS

106 T= 1/8ns

Pipelhing allows us to

# MPipeline Example



	LATENCY	THROUGHPU
O-pipe:	4	1/4
1-pipe:	4	1/4
2-pipe:	4	1/2
3-ріре:	6	1/2


#### **OBSERVATIONS:**

- 1-pipeline improves neither
- · Timproved by breaking long combinational paths, allowing faster clock.
- · Too many stages cost L don't improve T.
- · Back-to-back registers are often required to keep pipeline well-formed.

t males things word!

MANAGA

# Pipelined Components



4-stage pipeline, thruput=1

Pipelined systems can be hierarchical:

- · Replacing a slow combinational component with a k-pipe version may increase clock frequency
- · Must account for new pipeline stages in our plan

but... but... How can I pipeline a clothes dryer???

6.004 - Fall 2011

# Pipelining Summary

#### Advantages:

- Allows us to increase thruput, by breaking up long combinational paths and (hence) increasing clock may be bottleach device

#### Disadvantages:

- May increase latency...
- Only as good as the weakest link: slowest step constrains system thruput.

Isn't there a way around this "weak link" problem?

replace component of pipelin

6.004 - Fall 2011

pals

Compo

LO8 - Pipelining 14

Hard to pipeline

### How do 6.004 Aces do Laundry?

They work around the bottleneck. First, they find a place with twice as many dryers as washers. \_loads/min<sup>doing</sup> Step 2:

Throughput =

mins/load Latency =

Step 3:

6.004 - Fall 2011

LOB-Pipelining 16


· C - the slowest component limits clock period to 8 ns.

Recall our earlier example...

· HENCE throughput limited to 1/8ns.

#### We could improve throughput by

- · Finding a pipelined version of C; OR ...
- · interleaving multiple copies of C!



6.004 - Fall 2011

6.004 - Fall 2011

10/4

LOB - Pipelining 17

LOB - Pipelining 19

6.004 - Fall 2011

Circuit Interleaving latches better than registers We can simulate a pipelined version of a slow component by replicating the critical element and alternate inputs between the various copies. This is a simple 2-state FSM that alternates between O and 1 on each clock

10/4

LOB - Pipelining 18


# Circuit Interleaving


10/4

We can simulate a pipelined version of a slow component by replicating the critical element and alternate inputs between the various copies.

When Q is 1 the lower path is combinational (the latch is open), yet the output of the upper path will be enabled onto the input of the output register ready for the NEXT clock edge.

Meanwhile, the other latch maintains the input from the last clock.






# Combining techniques

We can combine interleaving and pipelining. Here, C'interleaves two C elements with a propagation delay of 8 nS.

The resulting C' circuit has a throughput of 1/4 nS, and latency of 8 nS. This can be considered as an extra pipelining stage that passes through the middle of the C' module. One of our separation lines must pass through this pipeline stage.


By combining interleaving with pipelining we move the bottleneck from the C element to the F element.



6.004 - Fall 2011

10/4

LOB - Pipelining 21



# Control Structure Approaches

Synchronous

ALL computation "events" occur at active edges of a periodic clock: time is divided into fixed-size discrete intervals.

RIGID

Laid

Back

Globally Timed

Timing dictated by centralized FSM according to a fixed schedule.

Mistra (



Locally Timed


Each module takes a START signal, generates a FINISHED signal. Timing is dynamic, data dependent.


Events -- eg the loading of a register -- can happen at at arbitrary times.

6.004 - Fall 2011


LOB - Pipelining 23

Control Structure Alternatives Synchronous, globally-timed: Control signals (e.g., load enables) From FSM controller Control Synchronous, locally-timed: Logic Local circuitry, "handshake" controls flow of data: here's X here's X got X "got X" Asynchronous, locally-timed system using transition signaling: here's X" here's X "got X" got X 10/4 6.004 - Fall 2011 LOB - Pipelining 24





## Self-timed Example



Elegant, timing-independent design:

- · Each component specifies its own time constraints
- Local adaptation to special cases (eq, multiplication by O)
- · Module performance improvements automatically exploited
- · Can be made asynchronous (no clock at all!) or synchronous

LOB - Pipelining 26

# Control Structure Taxonomy

10/4

Easy to design but fixed-sized interval can be wasteful (no datadependencies in timing)

Globally

Timed

Locally

Timed

Synchronous Centralized clocked FSM generates all control signals. Start and Finish signals

generated by each major

subsystem,

synchronously with

global clock.

just say no!

Large systems lead to very

complicated timing generators...

Central control unit tailors current time slice to current tasks.

Asynchronous

Each subsystem takes asynchronous Start, generates asynchronous Finish (perhaps using local clock).

> The "next big idea" for the last several decades: a lot of design work to do in general, but extra

systems that have independently-timed 6.004-Fall 2011 components.

The best way to build large

work is worth it in special cases

LOB - Pipelining 27 6.004 - Fall 2011

#### Summary

- · Latency (L) = time it takes for given input to arrive at output
- Throughput (T) = rate at each new outputs appear
- For combinational circuits:  $L = t_{PD}$  of circuit, T = 1/L
- For K-pipelines (K > 0):
  - · always have register on output(s)
  - · K registers on every path from input to output
  - · Inputs available shortly after clock i, outputs available shortly after clock (i+K)
  - $T = 1/(t_{PD,REG} + t_{PD})$  of slowest pipeline stage +  $t_{SETUP}$ 
    - more throughput ⇒ split slowest pipeline stage(s)
    - use replication/interleaving if no further splits possible
  - - pipelined latency ≥ combinational latency

10/4

LOB - Pipelining 28

I too important for register - in lab is 0

Rec!tulion

(3 min (ate) agenic sy FSNs rest state = f(input, state)

> k bits 2 k possible states

Outat > ( f (state) — Noore f (state, input) — Meeley

don't care about forms



State transition

B=0 (00 B=0 (v21)

B=1 (10 V-0) B=1

table

State input	next state unlach
00 0 00 1 0 1 0 1 0 0 1 1 1	00 - 10 - 1 - 1

Fill in table + State diagram

- N digit (on bo low)

- V = 1 if last N digits = Combo

= 0 otherwise

- Combo is unique

Go though and solve new staff for State 00 v is always of (Ctc)-missed some Unon combo = (00) Oh state is not past digits entered Can check IT - if filled in SM diagram - form every state an arrow leaves it for each possible input - and only

lumon

Give a lot of digits

1 011 001110

NSA

LSB

Aft and Brild SM so at eny point in time when A is divisable by 3

So M mod 
$$3 = 0$$

(1)

(2)

M' = 2M + b

Previous

Preset digit

b=0

60 16 # A=0

60 16 # A=1

divisable by

3 then  $2x \#$ 

14 94|11 = 3

Is there an equivilent 2-state machine 1

Is there an equivilent 2-state machine?

- World grat give same atout

Not here

How many States > [3-state] > 9-state FSM ] FSM ) = 27 total states ( Actually might new get to some < 27 states Balance () ((())())(orthe your doing) (O) (CC) etc How many bits of state does it have i or it can have Up to max disc space Tomorrous lecture i Tuing marking (an I compte w/ Fsry

Will do () balancing on tring matthe Ace there other Functions that even turing machine can do

# MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

#### 6.004 Computation Structures Lab #3

In this laboratory exercise, we'll build the *arithmetic and logic unit* (ALU) for the Beta processor. The ALU has two 32-bit inputs (which we'll call "A" and "B") and produces one 32-bit output. We'll start by designing each piece of the ALU as a separate circuit, each producing its own 32-bit output. Then we'll combine these outputs into a single ALU result.

When designing circuitry there are three separate factors that can be optimized:

(1) design for maximum performance (minimum latency)

(2) design for minimum cost (minimum area)

(3) design for the best cost/performance ratio (minimize area\*latency)


Happily it's often possible to do all three at once but in some portions of the circuit some sort of *design tradeoff* will need to be made. When designing your circuitry you should choose which of these three factors is most important to you and optimize your design accordingly.

A functional ALU design will earn six points. Four additional points can be earned if you implement the optional multiplier unit – see the section labeled "Optional Design Problem: Implementing Multiply" for details.

#### **ALU Specification**

Leeves

The 32-bit ALU we will build will be a component in the Beta processor we will address in subsequent laboratories. The logic symbol for our ALU is shown to the right. It is a combinational circuit taking two 32-bit data words A and B as inputs, and producing a 32-bit output Y by performing a specified arithmetic or logical function on the A and B inputs. The particular function to be performed is specified by a 5-bit control input, ALUFN, whose value encodes the function according to the following table:



(ALUFN 4:0]	Operation	Output value Y[31:0]
tabcd	Bitwise Boolean	$Y[i] = F_{abcd}(A[i], B[i])$
00000	32-bit ADD	Y = A + B
00001	32-bit SUBTRACT	Y = A-B
00010	32-bit MULTIPLY (optional)	Y = A*B
00101	CMPEQ	Y = (A == B)
00111	CMPLT	Y = (A < B)
01101	CMPLE	$Y = (A \le B)$
01000	Shift left (SHL)	$Y = A \ll B$
01001	Shift right (SHR)	$Y = A \gg B$
01011	Shift right, sign extended (SRA)	$Y = A \gg B$ (sign extended)

6.004 Computation Structures

Har do you do more than

extended)


Lab #3

are TT See wext Note that by specifying an appropriate value for the 5-bit ALUFN input, the ALU can perform a variety of arithmetic operations, comparisons, shifts, and bitwise Boolean combinations required by our Beta processor.

The bitwise Boolean operations are specified by ALUFN[4]=1; in this case, the 0 0 d remaining ALUFN bits abcd are taken as entries in the truth table describing 0 1 C how each bit of Y is determined by the corresponding bits of A and B, as shown 1 0 b to the right. 1 1 a

The three compare operations each produce a Boolean output. In these cases, Y[31:1] are all zero, and the low-order bit Y[0] is a 0 or 1 reflecting the outcome of the comparison between the 32-bit A and B operands.

We can approach the ALU design by breaking it down into subsystems devoted to arithmetic, comparison, Boolean, and shift operations as shown below:



By following this strategy, you can use supplied test jigs to debug each of the four modules separately before assembling them to make your ALU.

#### Standard Cell Library

The building blocks for our design will be a family of logic gates that are part of a *standard cell library*. The available combinational gates are listed in the table below along with information about their timing, loading and size. You can access the library by starting your netlist with the following include statements:

.include "/mit/6.004/jsim/nominal.jsim"
.include "/mit/6.004/jsim/stdcell.jsim" & I thought we will last lab

Everyone should use the provided cells in creating their design. The timings have been taken from a 0.18 micron CMOS process measured at room temperature.

Cell Library

Netlist	Function	$t_{CD}$	$t_{PD}$	t <sub>R</sub> (ns/pf)	t <sub>F</sub> (ns/pf)	load	size (μ²)
Xid z constant0	Z = 0	(ns)	(ns)	(ns/pj)	(ns/pj)	(pf)	0
Xid z constant1	Z = 0		_	_	_	_	0
Xid a z inverter	Z - 1	.005	.02	2.3	1.2	.007	10
Xid a z inverter_2	_	.009	.02	1.1	.6	.013	13
Xid a z inverter_4	Z = A	.009	.02	.56	.3	.027	20
Xid a z inverter_8		.02	.11	.28	.15	.009	56
Xid a z buffer		.02	.08	2.2	1.2	.003	13
Xid a z buffer_2	Z = A	.02	.07	1.1	.6	.005	17
Xid a z buffer_4	2 - "	.02	.07	.56	.3	.01	30
Xid a z buffer-8	1	.02	.07	.28	.15	.02	43
Xid e a z tristate		.03	.15	2.3	1.3	.004	23
Xid e a z tristate_2	Z = A when $e=1$	.03	.13	1.1	.6	.006	30
Xid e a z tristate_4	else Z not driven	.02	.12	.6	.3	.011	40
Xid e a z tristate_8		.02	.11	.3	.17	.02	56
Xid a b z and2	$Z = A \cdot B$	.03	.12	4.5	2.3	.002	13
Xid a b c z and3	$Z = A \cdot B \cdot C$	.03	.15	4.5	2.6	.002	17
Xid a b c d z and4	$Z = A \cdot B \cdot C \cdot D$	.03	.16	4.5	2.5	.002	20
Xid a b z nand2	$Z = \overline{A \cdot B}$	.01	.03	4.5	2.8	.004	10
Xid a b c z nand3	$Z = \overline{A \cdot B \cdot C}$	.01	.05	4.2	3.0	.005	13
Xid a b c d z nand4	$Z = \overline{A \cdot B \cdot C \cdot D}$	.01	.07	4.4	3.5	.005	17
Xid a b z or2	Z = A + B	.03	.15	4.5	2.5	.002	13
Xid a b c z or3	Z = A + B + C	.04	.21	4.5	2.5	.003	17
Xid a b c d z or4	Z = A + B + C + D	.06	.29	4.5	2.6	.003	20
Xid a b z nor2	$Z = \overline{A + B}$	.01	.05	6.7	2.4	.004	10
Xid a b c z nor3	$Z = \overline{A + B + C}$	.02	.08	8.5	2.4	.005	13
Xid a b c d z nor4	$Z = \overline{A + B + C + D}$	.02	.12	9.5	2.4	.005	20
Xid a b z xor2	$Z = A \oplus B$	.03	.14	4.5	2.5	.006	27
Xid a b z xnor2	$Z = \overline{A \oplus B}$	.03	.14	4.5	2.5	.006	27
Xid a1 a2 b z aoi21	$Z = \overline{(A1 \cdot A2) + B}$	.02	.07	6.8	2.7	.005	13
Xid a1 a2 b z oai21	$Z = \overline{(A1 + A2) \cdot B}$	.02	.07	6.7	2.7	.005	17
Xid s d0 d1 z mux2	Z = D0 when $S = 0Z = D1$ when $S = 1$	.02	.12	4.5	2.5	.005	27
Xid s0 s1 d0 d1 d2 d3 z mux4  (Note order of s0 and s1!)	Z=D1 when $S = 1$ Z=D0 when $S_0=0$ , $S_1=0$ Z=D1 when $S_0=1$ , $S_1=0$ Z=D2 when $S_0=0$ , $S_1=1$	.04	.19	4.5	2.5	.006	66
Xid d clk q dreg	Z=D3 when $S_0=1$ , $S_1=1$ D $\rightarrow$ Q on CLK $\uparrow$	.03	.19	4.3	2.5	.002	56
$t_{-}=.15, t_{-}=0$	77						


#### **Gate-level Simulation**

Since we're designing at the gate level we can use a faster simulator that only knows about gates and logic values (instead of transistors and voltages). You can run JSim's gate-level simulator by clicking D in the toolbar. Note that your design can't contain any mosfets, resistors, capacitors, etc.; this simulator only supports the gate primitives in the standard cell library.

logical So just Inputs are still specified in terms of voltages (to maintain netlist compatability with the other simulators) but the gate-level simulator converts voltages into one of three possible logic values using the VIL and VIH thresholds specified in nominal.jsim:

- 0 logic low (voltages less than or equal to VIL threshold)
- 1 logic high (voltages greater than or equal to VIH threshold)
- unknown or undefined (voltages between the thresholds, or unknown voltages) X

A fourth value "Z" is used to represent the value of nodes that aren't being driven by any gate output (e.g., the outputs of tristate drivers that aren't enabled). The following diagram shows how these values appear on the waveform display:



Connecting electrical nodes together using .connect

JSim has a control statement that lets you connect two or more nodes together so that they behave as a single electrical node: Cenaring / glies

.connect node1 node2 node3...

The .connect statement is useful for connecting two terminals of a subcircuit or for connecting nodes directly to ground. For example, the following statement ties nodes cmp1, cmp2, ..., cmp31 directly to the ground node (node "0"):

.connect 0 cmp[31:1]

Note that the .connect control statement in JSim works differently than many people expect. For example,

.connect A[5:0] B[5:0]

will connect all twelve nodes (A5, A4, ..., A0, B5, B4, ..., B0) together -- usually not what was intended. To connect two busses together, one could have entered

> .connect A5 B5 .connect A4 B4

which is tedious to type. Or one can define a two-terminal device that uses .connect internally, and then use the usual iteration rules (see next section) to make many instances of the device with one "X" statement:

```
.subckt knex a b
.connect a b
.ends
X1 A[5:0] B[5:0] knex
```

Using iterators to create multiple gates with a single "X" statement what is an "I X" statement?

JSim makes it easy to specify multiple gates with a single "X" statement. You can create multiple instances of a device by supplying some multiple of the number of nodes it expects, e.g., if a device has 3 terminals, supplying 9 nodes will create 3 instances of the device. To understand how nodes are matched up with terminals specified in the .subckt definition, imagine a device with P terminals. The sequence of nodes supplied as part of the "X" statement that instantiates the device are divided into P equal-size contiguous subsequences. The first node of each subsequence is used to wire up the first device, the second node of each subsequence is used for the second device, and so on until all the nodes have been used. For example:

since xor2 has 3 terminals. There is also a handy way of duplicating a signal: specifying "foo#3" is equivalent to specifying "foo foo foo". For example, xor'ing a 4-bit bus with a control signal could be written as

which is equivalent to

```
Xbusctl#0 in3 ctl out3 xor2
Xbusctl#1 in2 ctl out2 xor2
Xbusctl#2 in1 ctl out1 xor2
Xbusctl#3 in0 ctl out0 xor2
```

Using iterators and the "constant0" device from the standard cell library, here's a better way of connecting cmp[31:1] to ground:

```
Xgnd cmp[31:1] constant0
```

Since the "constant0" has one terminal and we supply 31 nodes, 31 copies of the device will be made.

#### **ALU Design**

Designing a complex system like an ALU is best done in stages, allowing individual subsystems to be designed and debugged one at a time. The steps below follow that approach to implementing the ALU block diagram shown on page 2. We begin by implementing an ALU framework with dummy subcircuits for each of the four major subsystems (BOOL, ARITH, CMP, and SHIFT); we then implement and debug real working versions of each subsystem. To help you follow this path, we provide jsim "test jigs" which test each class of ALU operations separately.

NOTE: the ALUFN signals used to control the operation of the ALU circuitry use an encoding chosen to make the design of the ALU circuitry simple. This encoding is *not* the same as the one used to encode the 6-bit opcode field of Beta instructions. In Lab 6, you'll build some logic (actually a ROM) that will translate the opcode field of an instruction into the appropriate ALUFN control bits.


(A) Make a new file (called, say, "lab3.jsim") and paste in the following code:

```
.include "/mit/6.004/jsim/nominal.jsim"
.include "/mit/6.004/jsim/stdcell.jsim"
.include "/mit/6.004/jsim/lab3_test_bool.jsim"
                                                      so each of the parts
.subckt BOOL alufn[3:0] A[31:0] B[31:0] OUT[31:0]
xdummy OUT[31:0] constant0
.ends
.subckt ARITH alufn[1:0] A[31:0] B[31:0] OUT[31:0] Z V N
xdummy OUT[31:0] Z V N constant0
.ends
.subckt SHIFT alufn[1:0] A[31:0] B[31:0] OUT[31:0]
xdummy OUT[31:0] constant0
.ends
.subckt CMP alufn3 alufn1 Z V N OUT[31:0]
xdummy OUT[31:0] constant0
.ends
.subckt alu alufn[4:0] a[31:0] b[31:0] out[31:0] z v n
*** Generate outputs from each of BOOL, SHIFT, ARITH, CMP subcircuits:
xbool alufn[3:0] a[31:0] b[31:0] boolout[31:0] BOOL
xshift alufn[1:0] a[31:0] b[31:0] shiftout[31:0] SHIFT
xarith alufn[1:0] a[31:0] b[31:0] arithout[31:0] z v n ARITH
xcmp alufn[3] alufn[1] z v n cmpout[31:0] CMP
*** Combine them, using three multiplexors:
xmux1 alufn[4]#32 nonbool[31:0] boolout[31:0] out[31:0] mux2
xmux2 alufn[2]#32 arithshift[31:0] cmpout[31:0] nonbool[31:0] mux2
xmux3 alufn[3]#32 arithout[31:0] shiftout[31:0] arithshift[31:0] mux2
.ends
             handels Selection
```

Note the relationship between this file and the block diagram on page 2. The file defines an alu subcircuit, with its appropriate inputs and outputs. The body of this subcircuit creates instances of modules called **BOOL**, **ARITH**, **CMP**, and **SHIFT** (corresponding to blocks within the diagram), and muxes them together according to our **ALUFN** coding scheme. However, each of the four component modules is simply a dummy definition that connects each output wire to logical 0 (using the **constant0** device).

(B) Now, design the circuitry to implement the Boolean operations for your ALU. To do this, replace the "xdummy ..." line in the definition of the BOOL subcircuit with jsim code that combines its 32-bit A and B arguments according to the supplied 4-bit alufn code, and sets OUT[31:0] to the result.

Our implementation of the 32-bit boolean unit uses a 32 copies of a 4-to-1 multiplexer where ALUFN0, ALUFN1, ALUFN2, and ALUFN3 encode the operation to be performed, and A<sub>i</sub> and B<sub>i</sub> are hooked to the select inputs. This implementation can produce any of the 16 2-input Boolean functions.



The following table shows the encodings for some of the ALUFN[3:0] control signals used by the test jig (and in our typical Beta implementations):

Operation	<i>ALUFN[3:0]</i>
AND	1000
OR	1110
XOR	0110
"A"	1010

The test jig actually checks all 16 boolean operations on a selection of arguments, and will report any errors that it finds. It is specified in your lab3.jsim file by the line that reads

Then do a gate-level simulation; a waveform window showing the ALU inputs and outputs should appear. Next click the checkoff button (the green checkmark) in the toolbar. JSim will check your circuit's results against a list of expected values and report any discrepancies it finds. Using this test jig file, nothing will be sent to the on-line server – it's provided to help test your design as you go. Once your ALU passes this test suite, you have some moderate assurance that it is working properly.

(C) Design an adder/subtractor (ARITH) unit that operates on 32-bit two's complement inputs and generates a 32-bit output. It will be useful to generate three other output signals to be


used by the comparison logic in part (B): "Z" which is true when the S outputs are all zero, "V" which is true when the addition operation overflows (i.e., the result is too large to be represented in 32 bits), and "N" which is true when the S is negative (i.e.,  $S_{31} = 1$ ). Overflow can never occur when the two operands to the addition have different signs; if the two operands have the same sign, then overflow can be detected if the sign of the result differs from the sign of the operands:

$$V = XA_{31} \cdot XB_{31} \cdot \overline{S_{31}} + \overline{XA_{31}} \cdot \overline{XB_{31}} \cdot S_{31}$$

Note that this equation uses XB<sub>31</sub>, which is the high-order bit of the B operand to the adder itself (i.e., *after* the XOR gate – see the schematic below).

ALUFN0 will be set to 0 for an ADD (S = A + B) and 1 for a SUBTRACT (S = A - B); A[31:0] and B[31:0] are the 32-bit two's complement input operands; S[31:0] is the 32-bit result; z/v/n are the three condition code bits described above. We'll be using the "little-endian" bit numbering convention where bit 31 is the most-significant bit and bit 0 is the least-significant bit.

The following schematic is one suggestion for how to go about the design:



The ALUFN0 input signal selects whether the operation is an ADD or SUBTRACT. To do a SUBTRACT, the circuit first computes the two's complement negation of the "B" operand by inverting "B" and then adding one (which can be done by forcing the carry-in of the 32-bit add to be 1). Start by implementing the 32-bit add using a ripple-carry architecture (you'll get to improve on this later on the lab). You'll have to construct the 32-input NOR gate required to compute Z using a tree of smaller fan-in gates (the parts library only has gates with up to 4 inputs).

We've created a test jig to test your adder. Once you've filled in definition of the ARITH subcircuit, change the line including the Boolean test jig to:

and debug your newly implemented adder circuitry.

The Beta instruction set includes three compare instructions (CMPEQ, CMPLT, CMPLE) that compare the "A" and "B" operands. We can use the adder unit designed above to compute "A-B" and then look at the result (actually just the Z, V and N condition codes) to determine if A=B, A<B or A≤B. The compare instructions generate a 32-bit Boolean result, using "0" to

represent false and "1" to represent true.

(D) Design a 32-bit compare (CMP) unit that generates one of two constants ("0" or "1") depending on the ALUFN control signals (used to select the comparison to be performed) and the Z, V, and N outputs of the adder/subtractor unit. Clearly the high order 31 bits of the output are always zero. The least significant bit of the output is determined by the comparison being performed and the results of the subtraction carried out by the adder/subtractor:

. —	Comparison	Equation for LSB	<i>ALUFN3</i>	<i>ALUFN1</i>
(MPFQ	A = B	LSB = Z	0	0
0	A < B	$LSB = N \oplus V$	0	1
(MPLT	$A \leq B$	$LSB = Z + (N \oplus V)$	1	0
(MPIF				

ALUFN bits 3 and 1 are used to control the compare unit since we also need to control the adder/subtractor unit (i.e., ALUFN0 = 1 to force a subtract).

Performance note: the Z, V and N inputs to this circuit can only be calculated by the adder/subtractor unit after the 32-bit add is complete. This means they arrive quite late and then require further processing in this module, which in turn makes cmp0 show up very late in the game. You can speed things up considerably by thinking about the relative timing of Z, V and N and then designing your logic to minimize delay paths involving late-arriving signals.

We've created a test jig to test your compare circuitry. Once you've filled in definition of the **CMP** subcircuit, change the line including the test jig to:

.include "/mit/6.004/jsim/lab3\_test\_cmp.jsim"

and debug your newly implemented functions.


(E) Design a 32-bit shifter (**SHIFT** block) that implements SRA, SHR and SHL instructions. The "A" operand supplies the data to be shifted and the low-order 5 bits of the "B" operand are used as the shift count (i.e., from 0 to 31 bits of shift). The desired operation will be encoded on ALUFN[1:0] as follows:

Operation	ALUFN[1:0]
SHL (shift left)	00
SHR (shift right)	01
SRA (shift right with sign extension)	11

With this encoding, ALUFN0 is 0 for a left shift and 1 for a right shift and ALUFN1 controls the sign extension logic on right shift. For SHL and SHR, 0's are shifted into the vacated bit positions. For SRA ("shift right arithmetic"), the vacated bit positions are all filled with A31, the sign bit of the original data so that the result will be the same as dividing the original data by the appropriate power of 2.

The simplest implementation is to build two shifters—one for shifting left and one for

shifting right—and then use a 2-way 32-bit multiplexer to select the appropriate answer as the unit's output. It's easy to build a shifter after noticing that a multi-bit shift can be accomplished by cascading shifts by various powers of 2. For example, a 13-bit shift can be implemented by a shift of 8, followed by a shift of 4, followed by a shift of 1. So the shifter is just a cascade of multiplexers each controlled by one bit of the shift count. The schematic below shows a possible implementation of the left shift logic; the right shift logic is similar with the slight added complication of having to shift in either "0" or "A31." Another approach that adds latency but saves gates is to use the left shift logic for both left and right shifts, but for right shifts, reverse the bits of the "A" operand on the way in and reverse the bits of the output on the way out.



We've created a test jig to test your compare circuitry. Once you've filled in definition of the **SHIFT** subcircuit, change the line including the test jig to:

and debug your newly implemented shift functions.

(F) When you've completed your design, you can use lab3checkoff\_6.jsim to test your circuit. Change the test jig include line to

and run the gate level simulation. This runs each of the test suites that you've used to debug the component subcircuits, so unless there's some unforeseen interaction among your blocks you're likely to pass the test. Clicking the green checkmark on success will record your success: you've earned 6 points and are ready for your checkoff interview!

#### Optional Design Problem: Implementing Multiply

The goal of this design project is build a combinational multiplier that accepts 32-bit operands and produces a 32-bit result. Multiplying two 32-bit numbers produces a 64-bit product; the result we're looking for is the low-order 32-bits of the 64-bit product.


Your multiplier circuitry should be integrated into the **ARITH** design you completed in the first part of this lab. Your augmented **ARITH** unit must be modified to produce a product if ALUFN[1] is asserted, otherwise outputting from the adder/subtractor as it did before.

Here's a detailed bit-level description of how a 4-bit by 4-bit unsigned multiplication works. This diagram assumes we only want the low-order 4 bits of the 8-bit product.

*	A3 B3	A2 B2	A1 B1	A0 B0	(multiplicand) (multiplier)
+	A3*B0 A2*B1 A1*B2 A0*B3	A2*B0 A1*B1 A0*B2 0	A1*B0 A0*B1 0 0	A0*B0 0 0	(partial product)
	P3	P2	P1	P0	

This diagram can be extended in a straightforward way to 32-bit by 32-bit multiplication. Note that since we only want the low-order 32-bits of the result, you don't need to include the circuitry that generates the rest of the 64-bit product.

As you can see from the diagram above, forming the partial products is easy! Multiplication of two bits can be implemented using an AND gate. The hard part is adding up all the partial products (there will be 32 partial products in your circuit). One can use full adders (FAs) hooked up in a ripple-carry configuration to add each partial product to the accumulated sum of the previous partial products (see the diagram below). The circuit closely follows the diagram above but omits an FA module if two of its inputs are "0".



The circuit above works with both unsigned operands and signed two's complement operands. This may seem strange – don't we have to worry about the most significant bit (MSB) of the operands? With unsigned operands the MSB has a weight of  $2^{\text{MSB}}$  (assuming the bits are numbered 0 to MSB) but with signed operands the MSB has a weight of  $-2^{\text{MSB}}$ . Doesn't our circuitry need to take that into account?

It does, but when we're only saving the lower half of the product, the differences don't appear. The multiplicand (A in the figure above) can be either unsigned or two's complement, the FA circuits will perform correctly in either case. When the multiplier (B in the figure above) is signed, we should *subtract* the final partial product instead of adding it. But subtraction is the same as adding the negative, and the negative of a two's complement number can be computed by taking its complement and adding 1. When we work this through we see that the low-order bit of the partial product is the same whether positive or negated. And the low-order bit is all that we need when saving only the lower half of the product! If we were building a multiplier that computed the full product, we'd see many differences between a multiplier that handles unsigned operands and one that handles two's complement operands, but these differences only affect how

the high half of the product is computed.

We've created a test jig to help debug your multiplier. Instead of including the checkoff file, use

```
.include "/mit/6.004/jsim/lab3_test_mult.jsim"
```

This test jig includes test cases for

```
all combinations of (0, 1, -1)*(0, 1, -1), 2^{i*}1 for i = 0, 1, ..., 31

-1*2^{i} for i = 0, 1, ..., 31

(3 << i) * 3 for i = 0, 1, ..., 31
```

When you've completed your design, you can use lab3checkoff\_10.jsim to test your improved ALU implementation and record your successful completion of the optional multiplier. This checkoff file contains all the tests from lab3checkoff 6.jsim plus the multiplier test suite.

**Design Note:** Combinational multipliers implemented as described above are pretty slow! There are many design tricks we can use to speed things up – see the appendix on "Computer Arithmetic" in any of the editions of *Computer Architecture A Quantitative Approach* by John Hennessy and David Patterson (Morgan Kauffmann publishers).

Lab 3 ALU

Read WP on ALUS

-25 Complement

- Subtraction A + 7B

-input registers

- Constrol unit

The multiple in w/ 32 TA 32 seperate wires

Support a # of fins by breaking it dam
Have st cell lib
Use gut sim
Iterators for multiple gates
- since each bit separate
Provided test minings

boolean Use 32 of 4-1 multiplexer Right so for each bit voing IT Multiplexor Z = (A-5)+(B-5)

1 BH this is 4 OBAY

OCCUPTOUT Dis

OCCUPTOUT Dis

OCCUPTOUT Dis


Which is upont:

Some sort of 4 bit booken

as in the max IT (Its so interesting Muxes built of math - but non do math on top) So A, B are input Its the a, b, cd that are LOOO is AND " just means about IT gut

then IT output for 1000 is 1 A= 1 B= () 1000 150 \* Renember it selects can of IT to output Interesting ... Don't really see why works - some special maty peoperty - well reverse of how MUXs normall, Work for how we were taught to think about them. Just build it A Watch order!

- Sometimes -> sometimes &



$\mathcal{T}$	
little endiun	
little endiun -bit 31 msh Usb	
So Chart of what to bild	
Subtract invert and add 1	
Need 32 NOR to bild	
5 NOR OO NOR	
00 0	
5 NOR 00 NOR 00 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	
So for 4 ins	
WON WON TO	
The AND The propaget and	
JAX 3/11WD To at	is in
So for bod each letter was individual	
Oh can do NOR 4	

NANO = FREE AND 3 INV So need 2 ANDS. Can do 2 NANDS ?! a will go I way innert it back TA 2 ANDS

works - con

por male it fasteri ab + id ab \*id ab \*id of b

try W TT let re AND NANO 2 AND  $\bigcirc$ = AND +INV TH Saxs not light - didn't say why 60 W/ 2 ANDS For New then do alder Mon get 2 V n ?


2/AND

In adder -seems they want

for 5 invall and MANO AND all togher NOQ is same I That's why built 32 bit NOR! Vice is connect! Non have somme ellor I was offsetting staff wrong My NOR was not considering the 3rd part NOR those 2 results? Or we are Morting each bit? Since is 32 out Orders of Ope Order of Ops () first tren + like normal

I had a bunch of small crops XORK MOT NOR When 32 superate of them Got a bunch more working ... 3-5 = -7(1) Got it to world, - Adder 3 compare operands. Do A-B and look at results Higher order 31 bits when always 0 E LSD (#0) is the output

> LLUFN 3, 1 Used to pick Shows up late



I thought this was right-( hech compare fast 5,5 (MP EQ Should be I is O 160 coll over from last time" Man is adder of on later bits (50000 -> 00010 00010 Gare Lifterent This went home ...

2 false V
N is 1 - should it be a -No factor of else
V is () -should not be

(2) Oh alvins might have been different here	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
Now compare - seems to be working  No LT is Wot working	problem
thiv both o	
Selector not working? - its protty  Oh flip I and 3  Compare Jore	far in.
Shift A = data	

A = data

B = how much Shift

SHL ALUFN 1 0

SHR


SRA

O

1

ALUFNO is 0 Sign extension Wow divide thing is cool -60 do both and mux result (whate shifts of 2 So 13 bit 15 3 7 1 So shifter is cascade of multiplexer But how connect together? A[31:0] W[31:0]
A[15:0],6MD BY repliff count oh so this is most a so hav combine

A[15,076N0#16 is use first là bits then fill rest who GND - ILI see Ok not connect them together lots of individual muxes (Interface for isin shall be better - how I visualize it) Go how compare That is SML - need to select Then do shift right Do select first - Mux



Flip the A and GNO

Also need to switch A[31:16]
31:8

Non try chechoff

( Ce points

#### 6.004 On-line: Questions for Lab 3

When you're done remember to save your work by clicking on the "Save" button at the bottom of the page. You can check if your answers are correct by clicking on the "Check" button.

When entering numeric values in the answer fields, you can use integers (1000), floating-point numbers (1000.0), scientific notation (1e3), or JSim numeric scale factors (1K).

<u>Problem 1.</u> lab3checkoff\_10.jsim tests your ALU circuitry by applying 169 different sets of input values. These questions explore how those values were chosen.


No designer I know thinks testing is fun -- designing the circuit seems so much more interesting than making sure it works. But a buggy design isn't much fun either! Remember that a good engineer not only knows how to build good designs but also actually builds good designs, and that means testing the design to make sure it does what you say it does.

An obvious way to test a combinational circuit is to try all possible combinations of inputs, checking for the correct output values after applying each input combination. This type of exhaustive test proves correct operation by enumerating the truth table of the combinational device. This is a workable strategy for circuits with a few inputs but quickly becomes impractical for circuits with many inputs. By taking advantage of information about how the circuit is constructed we can greatly reduce the number of input combinations needed to test the circuit.

combinations needed to test the circuit.

Boolean reduction: - (NF: 0.005

The ripple-carry adder architecture suggested in Lab 3 uses 32 copies of the full adder module to create a 32-bit adder. Each full adder has 3 inputs (A, B, CI) and two outputs (S, CO):






A. A single test vector for the full adder consists of 3 input values (one each for A, B and CI) and 2 output values (S and CO). To run a test the input values from the current test vector are applied to the device under test and then the actual output values are compared against the expected values listed by the test vector. This process is repeated until all the test vectors have been used. Assuming we know nothing about the internal circuitry of the full adder, how many test vectors would we need to exhaustively test its functionality?

Number of test vectors to exhaustively test full adder?:

B. Consider a 32-bit adder with 64 inputs (two 32-bit input operands, assume CIN is tied to ground as shown in the diagram below) and 32 outputs (the 32-bit result). Assume we don't know anything about the internal circuitry and so can't rule out the possibility that it might get the wrong answer for any particular combination of inputs. In other words, just because the adder got the correct answer for 2 + 3 doesn't allow us to draw any conclusions about what answer it would get for 2 + 7. If we could apply one test vector every 100ns, how long would it take to exhaustively test the adder?

Time to exhaustively test 32-bit adder? (in years):

C. Shown below is a schematic for a 32-bit ripple-carry adder.



264, 100 ns

Except for the carry-in from the bit to the right, each bit of the adder operates independently. We can use this observation to test the adder bit-by-bit and with a bit of thought we can actually run many of these tests in parallel. In this case the fact that the adder got the correct answer for 2 + 3 actually tells us a lot about the answer it will get for 2 + 7. Since the computation done by adder bits 0 and 1 is same in both cases, if the answer for 2 + 3 is correct, the low-order two bits of the answer for 2 + 7 will also be correct.

So our plan for testing the ripple-carry adder is to test each full adder independently. When testing bit N we can set A[N] and B[N] directly from the test vector. It takes a bit more work to set CI[N] to a particular value, but we can do it with the correct choices for A[N-1] and B[N-1].

If we want to set CI[N] to 0, what values should A[N-1] and B[N-1] be set to? If we want to set CI[N] to 1? Assume that we can't assume anything about the value of CI[N-1].

https://6004.csail.mit.edu/ssldod Values of A[N-1] and B[N-1] to make C[N]=1?: --select answer--

D. Here's a proposed set of 10 test vectors which we'd like to use as an exhaustive test of the 32-bit ripple carry adder.

Test Vector #	A[31:0]	B[31:0]
1	0x00000000	0x00000000
2	0x55555555 (even bits)	0x00000000
3	0x00000000	0x55555555 (even bits)
4	0x55555555 (even bits)	0x55555555 (even bits)
5	0xAAAAAAAA (odd bits)	0x00000000
6	0x00000000	0xAAAAAAA (odd bits)
7	0xAAAAAAAA (odd bits)	0xAAAAAAA (odd bitts)
8	0xFFFFFFFF	0xFFFFFFFF
9	0x00000001	0xFFFFFFFF
10	0xFFFFFFFF	0x00000001

To see if the tests are exhaustive, fill in the following table, indicating which test vectors tested which combinations of input values. There are separate tables below for even adder bits (bits 2, 4, 6, ...) and odd adder bits (1, 3, 5, ...). Ignore adder bit 0 when filling in the "Even adder bits" entries since it is a special case with its CIN tied to ground.

notou Odd adder bits Even adder bits A B CIN A B CIN Tested? Tested? Yes, by A = 0x000000000 and B=0x000000000Yes, by A = 0x000000000 and B=0x0000000000 0 0 0 0 1 0 0 Yes, by A=0xAAAAAAAA and B=0xAAAAAAAA --select answer---select answer--0 1 0 1 0 --select answer--\$ --select answer--0 1 1 0 1 1 -select answer---select answer 0 0 0 0 \$ -select answer----select answer--1 0 1 -select answer----select answer--1 1 0 --select answer----select answer--

E. Three of the compare unit's inputs (Z, V and N) come from the adder/subtractor running in subtract mode. To test the compare unit, we'll need to pick operands for the adder/subtractor that generate all possible combinations of Z, V and N. It's easy to see that any combination with Z = 1 and N = 1 is not possible (the output of the adder cannot be negative and zero at the same time!). It also turns out that combinations with Z = 1 and V = 1 cannot be produced by a subtract operation.

For each of the combinations of Z, V and N shown below, choose the subtraction operation that will produce the specified combination of condition codes.


2!	5 ore ()		Subtraction that produces Z=0, V=0, N=0?:	select answer () - > UFAU
	•		Subtraction that produces Z=1, V=0, N=0?:	select answer 123 - 123
٧, (	Overt lows	(fomplex	Subtraction that produces Z=1, V=0, N=0?:  Subtraction that produces Z=0, V=1, N=0?:	select answer
N;	regitive			000 001


Subtraction that produces Z=0, V=0, N=1?:	select answer	FAD-0005
Subtraction that produces Z=0, V=1, N=1?:	select answer	FF = FFF


Check Save


source: on\_line\_questions.py, lab3 questions.xdoc

10/06/2011 01:31 AM










## Our induction step:

#### 2n-bit by 2n-bit multiplication:

- 1. Divide multiplicands into n-bit pieces
- 2. Form 2n-bit partial products, using n-bit by n-bit multipliers.
- 3. Align appropriately




Induction: we can use the same structuring principle to build a 4n-bit multiplier from our newly-constructed 2n-bit ones ...

6004 - Fall 2011


10/6

LO9 - Multipliers 5

#### Brick Wall view of partial products



b. ba



Can repeat & large 100

LO9 - Multipliers 6

# Multiplier Cookbook: Chapter 1

Step 1: Form (& arrange)

aob3

a2b1

a3bo

 $a_3b_1$ 

anb,

a,b,


abo

anb.

abo


Partial Products:

#### Given problem:



#### Subassemblies:

- · Partial Products
- · Adders



Step 2: Sum

6.004 - Fall 201

LO9 - Multipliers 7

# thapppy latery as A grows Performance/Cost Analysis

#### "Order Of" notation:

"g(n) is of order f(n)"

 $g(n) = \Theta(f(n))$  if there exist  $C_2 \ge C_1 > 0$ . such that for all but finitely many integral  $n \ge 0$ 

 $c_1 \circ f(n) \leq g(n) \leq c_2 \circ f(n)$ 

Θ(...) implies both inequalities; O(...) implies only the

second.

g(n) = O(f(n))Partial Products: Things to Add:

 $= \Theta(n^2)$ 

nd party

"almost always"

Example:

Adder Width: Hardware Cost:

 $\Theta(n)$  $\Theta(n)$  $= \Theta(n^2)$ 

 $n^2 + 2n + 3 = \Theta(n^2)$ 

 $n^2 \le (n^2 + 2n + 3) \le 2n^2$ 


Latency:

O(n2) ??

6.004 - Fall 2011

LO9 - Multipliers 8

# Observations:



Θ(n<sup>3</sup>) partial products.  $\Theta(n^2)$  full adders.

Hmmm.



6.004 - Fall 2011

## Repackaging Function


Engineering Principle #2:

Put the Solution where the Problem is.





Θ(n<sup>2</sup>) partial products. Θ(n) full adders.




How about n2 blocks, each doing a little multiplication and a little addition?


6.004 - Fall 2011

10/6

LO9 - Multipliers 10



## Design of 1-bit multiplier "Brick":



Brick design:

- · AND gate forms 1x1 product
- · 2-bit sum propagates from top to bottom
- · Carry propagates to left

Wastes some gates... but consider (say) optimized 4x4-bit brick!

LO9 - Multipliers 12

Array Layout:

- · operand bits bused diagonally
- · Carry bits propagate right-to-left
- · Sum bits propagate down


FA

5' k+1 5' k

FA


### Latency revisited

Here's our combinational multiplier:



# Multiplier Cookbook: Chapter 2

#### Combinational Multiplier:



6.004 - Fall 2011

10/6

LO9 - Multipliers 14

# Combinational Multiplier: best bang for the buck?

Suppose we have LOTS of multiplications.

Can we do better from a cost/performance standpoint?




The Pipelining Bandwagon... where do I get on?

#### WE HAVE:

- Pipeline rules "well formed pipelines"
- · Plenty of registers
- Demand for higher throughput.

What do we do? Where do we define stages?



6.004 - Fall 2011


10/6

LO9 · Multipliers 15


6.004 - Fall 2011

10/6

LO9 - Multipliers 16



# Even Stupider Pipeline Tricks



### Back to basics:

what's the point of pipelining, anyhow?


6.004 - Fall 2011

LO9 - Multipliers 19

10/6


LO9 - Multipliers 18

# Breaking O(n) combinational paths




6.004 - Fall 2011

# Multiplier Cookbook: Chapter 3




# it only I multiplication to perform?

Moving down the cost curve...



# Multiplier Cookbook: Chapter 4



## Sequential Multiplier:

- · Re-uses a single n-bit "slice" to emulate each pipeline stage
- · a operand entered serially
- · Lots of details to be filled in...

Stages:

Clock Period:

 $\Theta$  (1) (constant!)

Hardware cost for n by n bits:

Latency:


Throughput:  $\Theta(1/n)$ 

LO9 - Multipliers 22

(Ridiculous?)

# Extremes Dept...

Cost minimization: how far can we go?



Suppose we want to minimize hardware (at any cost)...


- · Consider bit-serial!
  - · Form and add 1-bit partial product per clock
  - · Reuse single "brick" for each bit b; of slice;
  - · Re-use slice for each bit of a operand

Multiplier Cookbook: Chapter 5

# Bit Serial multiplier:

Neut truch

- · Re-uses a single brick to emulate an n-bit slice
- · both operands entered serially
- · O(n2) clock cycles required
- · Needs additional storage (typically from existing registers)



Stages:  $\Theta(1/n)$ 

Clock Period:

Hardware cost for n by n bits:

 $\Theta(1)$  (constant)

Throughput:  $\Theta(1/n^2)$ 

6.004 - Fall 2011

LO9 - Multipliers 24

6.004 - Fall 2011

10/6

LO9 - Multipliers 23

# Summary:

Regilar/

	Scheme:	\$	Latency	Thruput
Co	mbinational	$\Theta(n^2)$	Θ(n)	Θ(1/n)
	N-pipe	$\Theta(n^2)$	$\Theta(n)$	Θ(1)
	Slice-serial	Θ(n)	Θ(n)	Θ(1/n)
	Bit-serial	Θ(1)	$\Theta(n^2)$	$\Theta(1/n^2)$
		+ registers		

Lots more multiplier technology: fast adders, Booth Encoding, column compression, ...



6.004 - Fall 2011

10/6

LO9 - Multipliers 25

Lab 3 Checkoff

Just ceivered my code + explained

Did not ask me about my and is MAND

# Arbitration + Meta Stability

(1) Can he design a circuit that determine, which

The Jeporty problem"

'the Jeporty problem"

'the subounded thre > Yes

if banded time - 1 No

t is contineous variable

try to map to discrete time ( yes

we require an arsher-no "unsure" interval

Same it ash it 1720

- Can get orbitally close to the 2

What you do is take difference and amplify exponentially if difference is very small still hard Is there an issue of metastability Does It works Metastability is bad for Elip flop Can't go metastable Since D never Changes but wrong since will always give MH (st to B All civilis lenant Lombo logic does not have meta stability issues 1 & B before A 0 EBatte A Goes retastable when violate dynamic displine Lsignal can't change during testing before clocker edge

this after clock edge

3

# Metastability = he Valid Digital output

Flipflip review

- Da- On cising clock edge sample

- Dand then continue outputting

that to a fill next clock rise

finother problem


All flip flops start at O or X Linvald


B Tor only
Squases 10 1
not 0

Either lor other metastable But wrong answer of OR

Will always output gamp So we either have netastability or wong answer in bounded time Can we build I it exactly A+B is pressed otherwise Is that not just XOR i So how to you sort it problem easy or hard? This question does not involve past history of inputs, Can we produe where goes I after 2nd input has happened? Just AND gate! We cald write Touth table -50 easy problem

5	
Can you Elip or coin and report back in c 60 seconds? - Maybe not!	
Can you ask clerk to sestet at 55 ns The sol we propose pulse syncronizer	
B in Sout  A clu	
P(atput is metastable) =	
Can choose t clock to get librate specified probabil  230 ns many years aga  21 ns now	ily
So sync the button push to line up n/ clock So far love prob of metastability button	





 $T = \frac{1}{4 \text{clk}} = \frac{1}{31}$  eget one cans every 31 units  $l = 2 \cdot \frac{1}{4 \text{clk}} = 62$  that partialer and takes 62 units

Quiz Filday - From history - some stiff on Q1 is on this Q2 - or otherway around Combo logic Latercy

T=L=L Through put

Pipelining tries to ? thraghput bypalati latery stars some (best case) or goes 1

(onbo

Vant to ? throughput
- Pipeline!

# 1. Put register on output
- Clock once every 53 time units

Combo 1-pipe l = 53  $l = \{ \text{H Repipo line stages} \} \cdot \text{tell}$   $t = \frac{1}{53}$   $T = \frac{1}{5664}$ 

tclk = 53

- have not acomplished any thing yet

Who is 61 (1)

Why is this interesting?

Since its a building block

T can do this wo having to change clh

Its the same! registers on output or registers on inpt Is this a well formet pipeline i Cant every possible path Should all = Here it should (and does) all = 2 Otherwise wald have old data -Wald confuse time steps In Pipeline circuit trying to find tell - Calc time for each section 2 pipelie - p'ala max l= 2.31 = 62 T = 1/31 tchk = 3

72

Timing is based on longest clark edge To make latency same try for all piplines Stages tpo - some each other Techniques to optimal pipelining l-pipeline you always do at start or end We know we can't do better than tom = 30 by only adding registers And nant to add min # of registers Draw 2 dots - consumedada
On either bide of insports -dran contours James James J

-heed to cross entire circuit

Have 2 sides -all wires must cross from one side to other 1 intermetion Goal's have a register before and after largest element GO MANT wald work but not shortest! need to draw it before / fell after splits l=3.30=90

Rember we are also trying to min # registers

(ald also bild it so use more than min register

Countois i graventeed to be well formed it follow


the rules

On sur chat: 3 different computations at once from 3 generations on inputs

I really want took = 15

But In can by 2 x 303


-paralism!




So multiplexers + latches to do this

So from pipeline register it looks like Tso reed to draw Contains through Middle as well Qu 3 implementations of a multiplier Cooker 1/T pipe \$ 1000 6172ler 1/47 combo seq. 32 T 9 conta 1/32 T Could use any combo of these Want min \$ MHiplexes, etc free

to still sell some What is the max price For a Sizzler? No, it you have a target latercy of 4t - (ant use any combo cooker and grunters So max price for ~ B.) Max price for stantors to still sell? Coolers min = \$251 Totherwise people by la cooker C) Max price for grunter? No combo of sunters to be at least of pile as cooler if you are about latercy Forgetting Sizlers people will pay \$1990 it people perfectly happy w/ long latency + (runny throughput





6.004 Concept Review

Combo logic
- prting tagether gates to make logic
- braindead way i sum of products
- NAND-1 NOR hild earthing
- trees good sometime

 $\overline{AB} = \overline{A} + \overline{B}$  Che morgan  $\overline{AB} = \overline{A+B}$ 

- Don't calls

- Mux lot - like a selector

- ROMS
- gereal purpose lash p tables
- each atput is an a line
- MUX selects which are

- long Tues load - 50 Combine

2016 are not livent Sequential Logic - adding state -can store we capacter - Or just loop value orand - 50 male latch Dist - L'enient it have propor displine - present transporency by using two = Elip-Flap - Registers = groups of flip flops

- Distrete time of clock

Finite SMs So build w/ flip flops like last need But study w/ diagram -every possible input from every state needed (an bild in Rom S state bits = 25 possible stretes Need to build syncronizer to sync button presses Can simplify equivilant FSMs - like the art problem from 6.01

top = min of all paths - add up tops from each el?

-not just visually shortest

top = \( \sum\_{\text{each}} \) top the for each element for each take the many - so want longest path

trise + tfall

2 goes ()=)

only care about last gate atput is hooled to

k maps let you ceucle # gates

list stiff upst +>

Circle related stiff - write all stiff fixed

for 0 or 1

Sync

Need to know edge came first

-since no sets hold fine for a button

Vinsolvable - in bounded fine

Since will go metastably

Can other be if try to cetum an ans

if noted be wong

lots of folk cires

register = the tlep Valid Draw careful sequencing diagrams Ch tselp thold Twen needs to be valid? So must be valid before clk

Always check Zton Zth e casy, lengther Cly tch Z (Ztpo) + ts chaididon't go re ta stable TELEGO FATA The work has exercin Check for each register path - from one register to another

Set clk to length of longest one

Pipelining -did a lot of this recently Latercy = input > output Throughput = Rate at which extputs are processed Each 1 Most go through save # registers

draw lines to graventee valid realt Pet lines around slongst maddle Can have 2 circuit elements with farcy circuit - this is like a pipeline through it - must include it in the lives Some other exotic control structures (I should review the billing a SM question) -did not do much

# -exploit structure in problems -like the 2n-bit multiplier - the brick wall view (Never did this in recitation - to we need to know) - Mitiplear brich

- Could even have I section repeat - theap to bild

- Need to pipe he best place

Jepordy problen Metastability bad for flip flop -violates dinamic disipline So use pulse syncronizer -a very small pass weta stability Lateray - too for impipelized = a case tell for pipelized Throughput - too For impipelized = telu otherwise Can be interested in throughout, latency, both, or neither Critical path = longes+ path though

1	<u>/</u> 6
2	<u>/</u> 10
3	/ 14
	/ 30

# MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

AZto 3	1	6.004 Computation Structure Spring 2011	S
tima chi	3 (5 H) f	Quiz #2: March 11, 2011	

Name		Athena login name	Score
TA: Deborah, 34-303  WF 10  WF 11	TA: Arkajit, 34-302 ☐ WF 12 ☐ WF 1	TA: Caitlin, 34-301  WF 1  WF 2	TA: Eben, 34-302  UWF 2  UWF 3

# Problem 1 (6 points): Quickies and Trickies

(A)	NovaFlop,	Inc advertise	es a reliable flipt	lop with	an unusua	l guarai	ntee: it ma	y enter a	metastable
	state if the	dynamic disc	cipline is not fol	lowed, bu	it that when	n metas	stable state	settles to	a valid
	logic level	, it will alway	s be a 1 rather t	han a 0.	61	11			

Is their claim plausible? Circle one: YES ... (NO ... Can't Tell

(B) MetaSure, Inc advertises a 2-input device that claims to produce a positive transition on its output within 1 ns after positive transitions have occurred on both of its inputs.

Is their claim plausible? Circle one: ES ... NO ... Can't Tell


(C) A latch is constructed from a 2-input lenient MUX having a propagation delay of 200ps and a contamination delay of 20ps, using the design shown in lecture. Give the minimum appropriate setup time specification for this latch.

Setup time (ps):

(D) Give the best achievable asymptotic throughput for a pipelined multiplier capable of multiplying two N-bit operands. Enter a number, a formula, or "CAN'T TELL".

(E) A complex combinational circuit is constructed entirely from 2-input NAND gates having a propagation delay of 1 ns. If this circuit is pipelined for maximal throughput by adding registers whose setup time and propagation delay are each 1 ns, what is the throughput of the

resulting pipeline? Enter a number, a formula, or "CAN'T TELL".



inverter:  $t_{CD}=1 \text{ ns}$ ,  $t_{PD}=2 \text{ns}$ nor2:  $t_{CD}=1.5 \text{ ns}$ ,  $t_{PD}=2 \text{ns}$ 


D register: tcD=0ns, tpD=2ns, tH=1ns, ts=3ns

(F) You are given the sequential circuit and component specs shown to the left. What is the shortest clock period that can be used?

6.004 Spring 2011


- 1 of 5 -

Quiz #2



### Problem 3 (14 points): Self-timed protocols

Self Timed Systems, Inc makes clocked modules that pass data to each other using a simple, stylized protocol. Data is passed between connected modules - a "sender" and a "receiver" - using an interface



consisting of three parts as diagrammed to the left. The diagram shows a typical connection, over which data is occasionally passed from sending module S to receiving module R.

The handshake protocol allows data to be transferred between sending and receiving modules on appropriate clock edges, selected by the availability of data at the sender and the capacity of the receiver to receive the data. The wires connecting sender and receiver include an N-bit **D** (data) word containing the data to be communicated, as well as control lines **H** (asserted

by the sender to signal "Have data") and W (asserted by the receiver to signal "Want data"). The clock input to each module is connected to a single, global, periodic clock. Data is transferred from S to R on those active clock edges for which the H and W signals are both 1 (asserted).


When the sending module has data for the receiver, it drives the data on the **D** lines and asserts **H** (sets it to 1) to indicate data availability. When the receiving module is ready to accept new input data, it asserts **W** and prepares to load data from **D** at the next active clock edge. At each active clock edge, an N-bit word of data is transferred from **S** to **R** if and only if both **H** and **W** signals are asserted. If **H** is asserted but not **W**, the sender keeps driving **D** and **H** so that **R** may accept the data in some subsequent cycle; if **W** is asserted but not **H**, the receiver ignores data it loaded and continues driving **W** until the sender is ready to respond positively to its request for data. Each of these events happens on an active clock edge (i.e., a positive transition), and each module samples incoming signals only on active clock edges. The protocol is self-timed, meaning that each module may take arbitrarily many clock cycles for each of its responses.

(A) (1 point) Suppose the period of the clock is **P** seconds. What is the maximum throughput, in N-bit words/seconds, of such a connection?


Max connection throughput for clock period P:



The flagship STS product is a FIFO ("First-In-First-Out") module useful for buffering streams of N-bit data, diagrammed to the right. The FIFO module incorporates an N-bit register capable of holding



a single N-bit binary data word (for example, an N-bit binary number). Input and output to this register are performed using separate IN and OUT connections to the FIFO, each



using the above connection protocol. The idea is that one or more FIFO modules may be spliced into a path between a source of data and its consumer, providing a buffer between these modules.


STS engineers choose to implement the FIFO module as a simple "Fifo Controller" (FC) FSM connected to an off-the-shelf N-bit register. The FC component implements the "Have" and "Want" control signals for both the input and output ports, and produces a Load Enable (LE) signal which, when 1, causes the register to load new data at the next active clock edge. The FC is to be implemented as a Moore machine, meaning that each of its output is a function only of its current state.

Very wordy questions ...

# Problem 3 (continued)

The FC was designed by a summer intern from MIT, hired because he got an impressive score of 26 on Quiz 2 of 6.004. His design, shown to the right, is a simple 2-state Moore machine whose states are marked with FC output values and whose transitions are marked with appropriate input conditions. The initial state is  $\mathbf{S0}$ . Same-state transitions are not shown; unless the FSM is in state  $\mathbf{S0}$  and  $\mathbf{H_{IN}=1}$  or is in  $\mathbf{S1}$  and  $\mathbf{W_{OUT}=1}$ , it remains in its current state.


Unfortunately, the diagram is incomplete; the values for the Load Enable signal to the register have been omitted.



(B) (1 point) What value of LE should be produced for each state of FC?

LE value for state S0: ; for state S1:

Cass Cade, VP of Performance for STS, decides to explore the throughput properties of two FIFO modules cascaded to make a 2-word FIFO buffer. Rather than experiment with complete FIFO modules, however, Cass finds it convenient to use just the FC portion since no actual data need be transferred in her experiments.



Cass models the case of two casaded FIFOs by the diagram to the right, showing an FSM consisting of two FC modules (Left and Right). She labels the two inputs, two outputs, and two internal connections (between the FC modules) as shown. Cass denotes the state of this FSM by S<sub>L</sub>S<sub>R</sub>, where S<sub>L</sub> is the state (0 or 1 for S0 or S1 respectively) of the left FC, and S<sub>R</sub> is the state of the right FC.

(C) (1 point) Viewing the two interconnected FC's as a single FSM, how many states does it exhibit?

Number of states in two cascaded FC modules: \_\_\_\_\_

Next, Cass models an always-available data source and an always-empty data sink by tying H0 and W2

to 1 in the above picture. She runs the FSM for several clock cycles, intending to fill in the diagram below.

Cycle	0	1	2	3
State: S <sub>L</sub> S <sub>R</sub>	"00"			
H <sub>0</sub>	1	1	1	1
Wo	1			
H <sub>1</sub>	0			
W <sub>1</sub>				
H <sub>2</sub>	0			
W <sub>2</sub>	1	1	1	1

(D) (5 points) Fill the missing entries in the table to the left, showing the behavior of the dual-FC FSM with inputs tied to 1 for the first few cycles of its operation.


(Complete table to left)

From her two-FC experiment, Cass predicts the maximum throughput of a two-word FIFO buffer constructed from two cascaded FIFO modules.

(E) (1 point) For clock period **P**, what maximum throughput would you expect from two cascaded FIFO modules?

Maximum throughput for clock period P: \_\_\_\_\_words/sec

Cass generalizes the above experiment to involve a chain of K FIFO modules, connected as shown below, and measures the throughput of the chain.



(F) (2 points) For clock period P, what throughput would you expect the K cascaded FIFO modules?

Throughput for clock period P: \_\_\_\_\_words/sec

It occurs to Cass that she might improve throughput of the FIFO by using combinational logic to cause a "Want" signal on  $W_{OUT}$  to force  $W_{IN}$  to be asserted during the same cycle. Cass reasons that, even if the buffer is full during the current cycle, the  $W_{OUT}$  signal from its output side ensures that the register can be used to hold new data during the next clock cycle. She asks her engineers about this proposal, and gets a variety of counter-arguments:

- C1: "That would cause a combinational cycle in a FIFO cascade!"
- C2: "Your FC would no longer be a Moore machine."
- C3: "That would introduce unsolvable arbitration problems."
- C4: "The proposal wouldn't increase throughput at all"
- C5: "The proposal would require a clock period proportional to K, for K cascaded FIFOs"

(G) (3 points) Which of the above complaints are valid? Circle each valid complaint, or NONE:

Valid complaints (circle all that apply): C1 ... C2 ... C3 ... C4 ... C5 ... NONE

**END OF QUIZ!** 

1	<u>/</u> 5
2	/ 19
3	<u>/</u> 6

# MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

# 6.004 Computation Structures Fall 2010


Quiz #2: October 15, 2010

Name		Athena login name	Score
		5000	
TA: Caitlin, 26-322 ☐ WF 10	TA: Quentin, 34-303	TA: Sabrina, 34-304	TA: Steve, 34-303
□ WF 11	□ WF 12	□ WF 1	□ WF 2
Problem 1 (5 points): Qu	ickies and Trickies (1 poi	nt each)	
2ns, has a propag number of registe	circuit C, built entirely from ation delay of 20ns. You pi its necessary; the registers has for the latency of the resultiven.	peline C for maximum throave 1ns setup time and 1ns	uput using the minimum s propagation delay. What
	Latency of pipe	elined version, or "None"	:
	fanin limitations but ignore onal N-input AND circuit w		symptotic latency of the
	Asymptotic latency of N-i	nput AND, or "None": O	)
(C) Is $\Theta(log_2 N)$ the s	same as $\Theta(\log_{10} N)$ ?		
	Cir	cle best choice: YES	NO only for some N
	out ssipation	puts to the arithmetic, book	lean, shifter, and
			Select best choice:
(E) True or False: It i analog voltage co	s impossible, in theory, to bomparator.	ouild a 100% reliable bound	ded-time, bounded-error

6.004 Fall 2010 - 1 of 7 - Quiz #2

Circle best choice: TRUE ... FALSE

# Problem 2 (19 points): Comparative Anatomy




MaxOut is a Cambridge startup whose products are binary comparators which determine the largest of several unsigned binary integers. A building block common to all MaxOut products is the combinational CBit module depicted to the left.

Each CBit module takes corresponding bits of two unsigned binary numbers, A and B, along with two  $C_{in}$  bits from higher-order CBit modules. Its output bit, R, is the appropriate bit of the larger among A and B, as determined from these inputs; it passes two  $C_{out}$  bits to lower-order CBit modules.

The propagation delay of each CBit module is 4ns. The two C<sub>out</sub> bits indicate, respectively, if A>B or B>A in the bits considered thus far.

The first MaxOut product is MAXC, a combinational device which determines the maximum of its two 4-bit unsigned binary inputs. It is constructed using 4 CBit modules:



In the above diagram, unused inputs are tied to 0. The output R<sub>3:0</sub> is the larger of A<sub>3:0</sub> or B<sub>3:0</sub>.

(A) (2 points) What propagation delay specification is appropriate for the combinational MAXC module? What is its throughput?


MAXC propagation delay spec:	ns
MAXC throughput: 1/	ns

(B) (1 point) If A<sub>3:0</sub> and B<sub>3:0</sub> are identical numbers, what two bits would you expect to see coming out of the (unused) C<sub>out</sub> outputs from the low-order CBit module?

Low-order Cout bits for A=B: \_\_\_\_ and \_\_\_\_

MaxOut's second product, MAXP, is identical to MAXC except that it includes the minimum number of registers necessary inserted to pipeline the circuit for maximum throughput.

(C) (2 points) On the diagram below, show contours indicating where ideal (zero delay, zero setup/hold time) registers are inserted to pipeline MAXC for maximum throughput. Be sure to include at least one register on each output.



(scratch copies are on back of previous page)


(mark diagram above)

(D) (2 points) What are the latency and throughput of your pipelined MAXC?

Pipelined MAXC latency:	ns

Pipelined MAXC throughput: 1/\_\_\_\_\_ns

Expanding their product line, MaxOut's next product – the MAX4X4 -- is a combinational multiplier capable of determining the maximum of four 4-bit binary inputs:



(E) (2 points) What are the best latency and throughput that can be achieved using the combinational MAX4X4?

Latency:	ns
Throughput: 1/	ns

(F) (6 points) Mark, on the above diagram, contours indicating placement of ideal registers for pipelining the MAX4X4 for maximum throughput. Give the best latency and throughput that can be achieved by pipelining the MAX4X4. (Scratch copies on back of previous page).


Latency: _	ns
Throughput: 1/_	ns
	(mark diagram above)


To round out their product line, MaxOut's latest product uses an alternative approach. The MAXFSM is to be a clocked finite state machine that takes two N-bit binary numbers,  $A_{N:0}$  and  $B_{N:0}$  in bit-serial form, most significant bit first, and outputs the larger of these numbers as  $R_{N-1:0}$  also in bit-serial form. The MAXFSM is a Moore machine; recall that this means its output is strictly a function of its current state (like those FSMs shown in lecture).



Before each active clock edge, the i<sup>th</sup> bit of the A and B inputs are applied; during the *next* clock cycle, the i<sup>th</sup> bit of the larger of the two input numbers appears at the R output. Note that the serial output bits are delayed with respect to the input bits by one clock cycle, in order to allow each i<sup>th</sup> output bit to be influenced by the i<sup>th</sup> input bits.

(G) (1 point) What is the minimum number of states necessary to implement a Moore machine obeying the above specifications?





Ignoring your answer, MaxOut decides to build the MAXFSM using a CBit module and several flipflops, as shown in the diagram to the left. The registers have the following specifications:

$t_{pd}$	4ns
tcd	1ns
$t_s$	5ns
th	1ns

Recall that the CBit has a 4ns propagation delay; assume that its contamination delay is zero.

(H) (1 point) What is the shortest clock period for which this circuit will operate reliably?


Clock period ≥ \_\_\_\_ns

(I) (2 points) What setup and hold time requirements should be specified for this FSM?

FSM Setup time: ns

FSM Hold time: ns

# Problem 3 (6 points): Big Adders



Carrie Guess, a star 6.004 student, has taken a coveted summer internship at the behemoth Froogle, Inc designing hardware for their web servers. Her assignment is to develop an adder for two 1000-bit binary integers, the critical step in a new web service to be offered.


Remembering the ripple-carry adders she built in labs 2 and 3, her first approach is to build a 1000-bit ripple-carry adder using Froogle's standard Full Adder component, having a 1ns propagation delay. Asshe did in lab 2, she feeds 0 into the low-order carry input, and ignores the high-order carry output.

(A)(1 point) What is the propagation delay of the 1000-bit ripple-carry adder?

Propagation delay:\_\_\_\_\_ns

Carrie's boss tells her that her adder is too slow, by about a factor of two. Searching for a scheme to speed up the adder, Carrie decides to break it into two 500-bit ripple carry adders, and simply "guess" that the carry input into the high-order sum will be a zero, as follows:


In this design, each of the A and B inputs, as well as the SUM outputs, is broken down into high and low halves, each 500 bits wide. Carrie's new adder now produces a 1000-bit sum whose high-order bits will be correct only about half the time; as an added feature, it produces an error signal to indicate when the sum is invalid. She stays up all night rewriting the user interface to Froogle's new service, replacing the "Compute" button with one that reads "I feel lucky", and introducing a response "You're not THAT lucky" when the adder fails.



**(B)** (1 point) What is the propagation delay of the new adder?

Propagation delay:\_\_\_\_\_ns

Plagued by complaints from irate users, Carrie's boss reports that he likes the speedup of her new adder, but that reporting failure is not an acceptable option. After some thinking, Carrie comes up with the following revision to her adder:



This design uses three 500-bit ripple carry adders, computing the high-order sum under both possible assumptions about its carry input. A final 2-way MUX selects the proper sum and carry outputs, based on the actual carry from the low-order sum. The propagation delay of each MUX is 1ns. Carrie calls this design a "Carrie-select" adder.

(C)	(2 points) Does the "Carrie-select"	adder always compute the proper sum?	What is its propagation
	delay?		

Always works? Mark one: YES: \_\_\_\_; or NO: \_\_\_ Propagation delay: \_\_\_\_ ns

Carrie starts thinking about replacing each of the 3 500-bit ripple-carry adders in her "Carrie-select" design themselves with Carrie-select adders (each comprising three 250-bit ripple-carry adders).

(D) (2 points) What is the propagation delay of this 2-level Carrie-select adder? How many Full Adders are required in its construction?

Propagation delay:\_\_\_\_\_ns

Total number of Full Adders required: \_\_\_\_\_

(E) (1 point) Suppose the Carrie-select approach were used at *every* level of an N-bit adder -- i.e., each k-bit adder used as a component were replaced by a k-bit Carrie-select adder wherever that improves performance, and the components of that Carrie-select adder were recursively so upgraded. What is the asymptotic latency of the resulting N-bit adder?

Asymptotic latency of N-bit recursively-constructed carry-select adder: Θ(\_\_\_\_\_\_\_)

END OF QUIZ 2 (phew!)

6.004 Quiz 2 Debret

Considering minimal study brief I did well

But didn't get lakeh one

Since thappet about it wrong at first

Then did not have enough time to fix

And messed up how much setup t hold time need

I shall review

Also did not ally this since ran at at time